419 Open source projects that are alternatives of or similar to noasic

A Forth CPU and System on a Chip, based on the J1, written in VHDL

SpinalHDL - Cryptography libraries

HAL – The Hardware Analyzer

A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm

Space Invaders game implemented with VHDL

Scala based HDL

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

🔑 Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.

A FPGA friendly 32 bit RISC-V CPU implementation

A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.

🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.

HDMI Out VHDL code for 7-series Xilinx FPGAs

A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set

A very small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.

ASIO driver, Usb Driver, FX2LP Firmware, VHDL Fpga, Schematics & PCB Layout for the AudioXtreamer, a USB 2.0 32ch Audio/Midi interface for retrofitting into digital mixers/interfaces.

QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.

Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)

An abstraction library for interfacing EDA tools

List of ideas for getting started with TimVideos projects

Haskell to VHDL/Verilog/SystemVerilog compiler

Image Processing Toolbox in Verilog using Basys3 FPGA

Implementations of the Simon and Speck Block Ciphers

SPI master and slave for FPGA written in VHDL

Docker Development Environment for SpinalHDL

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

A 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz

Cross EDA Abstraction and Automation

Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.

AES-128 hardware implementation

A simple three-stage RISC-V CPU

Caffe to VHDL

A reimplementation of a tiny stack CPU

Tools for running FPGA vendor toolchains with Docker

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

This repository contains synthesizable examples which use the PoC-Library.

A JSON library implemented in VHDL.

VUnit is a unit testing framework for VHDL/SystemVerilog

Fletcher: A framework to integrate FPGA accelerators with Apache Arrow

👇 Add capacitive touch buttons to any FPGA!

VHDL project to run a simple 8-bit computer very similar to the one built by Ben Eater (see https://eater.net)

Dockerized FPGA toolchain experiments

Yet Another RISC-V Implementation

microcontroller-based FPGA / JTAG programmer

PDP-6 Emulator

Vivado and PetaLinux projects for Zynq EBAZ4205 Board

Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm

Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack

The Project TinyMIPS is dedicated to enabling undergraduates to build a complete computer system from scratch.

NN on FPGA

FPGA-based JPEG-LS image compressor.

Upduino v2 with the ice40 up5k FPGA demos

Mostly AVR compatible FPGA soft-core

Trying to verify Verilog/VHDL designs with formal methods and tools

IIoT-SPYN gives users the ability to control, monitor, capture data, visualize and analyze industrial grade motors

OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.

Virtual development board for HDL design

No description or website provided.

Intel 8080-based Space Invaders arcade machine implemented on an FPGA, written in CLaSH

Drop In USB CDC ACM core for iCE40 FPGA

The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.