1044 Open source projects that are alternatives of or similar to Space Invaders Vhdl

HAL – The Hardware Analyzer

Cross EDA Abstraction and Automation

Caffe to VHDL

A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.

A JSON library implemented in VHDL.

All open source file and project for OpenFPGAduino project

A low cost FPGA development board for absolute newbies

🔑 Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.

Scripts to build and use docker images including GHDL

An abstraction library for interfacing EDA tools

Repository for basic (and not so basic) Verilog blocks with high re-use potential

SpinalHDL - Cryptography libraries

Intel 8080-based Space Invaders arcade machine implemented on an FPGA, written in CLaSH

Transient Array Radio Telescope

Tetra3D is a 3D hybrid software/hardware renderer made for games written in Go with Ebitengine.

Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)

List of ideas for getting started with TimVideos projects

A simple three-stage RISC-V CPU

VHDL-2008 Support Library

PlatformIO IDE for VSCode: The next generation integrated development environment for IoT

Connectal is a framework for software-driven hardware development.

An OpenCL-based FPGA Accelerator for Convolutional Neural Networks

A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set

ASIO driver, Usb Driver, FX2LP Firmware, VHDL Fpga, Schematics & PCB Layout for the AudioXtreamer, a USB 2.0 32ch Audio/Midi interface for retrofitting into digital mixers/interfaces.

Haskell to VHDL/Verilog/SystemVerilog compiler

A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm

A flexible framework for analyzing and transforming FPGA netlists. Official repository.

HDMI Out VHDL code for 7-series Xilinx FPGAs

ROS 2 Hardware Acceleration Working Group community governance model & list of projects

High-speed LaserDisc RF sampler

An open-source VHDL library for FPGA design.

The Kria Robotics Stack (KRS) is a ROS 2 superset for industry, an integrated set of robot libraries and utilities to accelerate the development, maintenance and commercialization of industrial-grade robotic solutions while using adaptive computing.

HW Design: A Functional Approach

This repository contains iCEBreaker examples for Amaranth HDL.

QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.

This repository contains synthesizable examples which use the PoC-Library.

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

🔌 Hardware Abstraction Library in Python

A very small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.

Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.

Implementations of the Simon and Speck Block Ciphers

VHDL project to run a simple 8-bit computer very similar to the one built by Ben Eater (see https://eater.net)

PlatformIO IDE for Atom: The next generation integrated development environment for IoT

VUnit is a unit testing framework for VHDL/SystemVerilog

Scala based HDL

FireSim: Easy-to-use, Scalable, FPGA-accelerated Cycle-accurate Hardware Simulation in the Cloud

AES-128 hardware implementation

Simple, orthogonal 32-bit computer architecture and environment

Image Processing Toolbox in Verilog using Basys3 FPGA

A Just-In-Time Compiler for Verilog from VMware Research

A reimplementation of a tiny stack CPU

Kactus2 is a graphical EDA tool based on the IP-XACT standard.

GPGPU microprocessor architecture

VHDL 2008/93/87 simulator

SPI master and slave for FPGA written in VHDL

The Task Parallel System Composer (TaPaSCo)

Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools

A 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz

A FPGA friendly 32 bit RISC-V CPU implementation

Scots Army Knife for electronics