Openwifiopen-source IEEE 802.11 WiFi baseband FPGA (chip) design
Stars: ✭ 2,257 (+1106.95%)
Wb2axipBus bridges and other odds and ends
Stars: ✭ 177 (-5.35%)
Image ProcessingImage Processing Toolbox in Verilog using Basys3 FPGA
Stars: ✭ 31 (-83.42%)
CascadeA Just-In-Time Compiler for Verilog from VMware Research
Stars: ✭ 413 (+120.86%)
Symbiflow ExamplesExample designs showing different ways to use SymbiFlow toolchains.
Stars: ✭ 71 (-62.03%)
Openwifi HwFPGA/hardware design of openwifi
Stars: ✭ 181 (-3.21%)
Symbiflow Arch DefsFOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
Stars: ✭ 137 (-26.74%)
IrohaIntermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
Stars: ✭ 30 (-83.96%)
ElectronA mixed signal netlist language (pre-alpha)
Stars: ✭ 52 (-72.19%)
J1scA reimplementation of a tiny stack CPU
Stars: ✭ 64 (-65.78%)
Fpga Chip8CHIP-8 console on FPGA
Stars: ✭ 169 (-9.63%)
LivehdLive Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
Stars: ✭ 110 (-41.18%)
UhdThe USRP™ Hardware Driver Repository
Stars: ✭ 544 (+190.91%)
Open Fpga Verilog TutorialLearn how to design digital systems and synthesize them into an FPGA using only opensource tools
Stars: ✭ 464 (+148.13%)
OpenfpgaduinoAll open source file and project for OpenFPGAduino project
Stars: ✭ 137 (-26.74%)
HdlHDL libraries and projects
Stars: ✭ 727 (+288.77%)
Platformio CorePlatformIO is a professional collaborative platform for embedded development 👽 A place where Developers and Teams have true Freedom! No more vendor lock-in!
Stars: ✭ 5,539 (+2862.03%)
VexriscvA FPGA friendly 32 bit RISC-V CPU implementation
Stars: ✭ 1,041 (+456.68%)
WbscopeA wishbone controlled scope for FPGA's
Stars: ✭ 50 (-73.26%)
TinytpuImplementation of a Tensor Processing Unit for embedded systems and the IoT.
Stars: ✭ 153 (-18.18%)
RggenCode generation tool for configuration and status registers
Stars: ✭ 54 (-71.12%)
VgasimA Video display simulator
Stars: ✭ 94 (-49.73%)
NyuziprocessorGPGPU microprocessor architecture
Stars: ✭ 1,351 (+622.46%)
ReduceronFPGA Haskell machine with game changing performance. Reduceron is Matthew Naylor, Colin Runciman and Jason Reich's high performance FPGA softcore for running lazy functional programs, including hardware garbage collection. Reduceron has been implemented on various FPGAs with clock frequency ranging from 60 to 150 MHz depending on the FPGA. A high degree of parallelism allows Reduceron to implement graph evaluation very efficiently. This fork aims to continue development on this, with a view to practical applications. Comments, questions, etc are welcome.
Stars: ✭ 308 (+64.71%)
ConnectalConnectal is a framework for software-driven hardware development.
Stars: ✭ 117 (-37.43%)
Beagle sdr gpsKiwiSDR: BeagleBone web-accessible shortwave receiver and software-defined GPS
Stars: ✭ 300 (+60.43%)
Apio🌱 Open source ecosystem for open FPGA boards
Stars: ✭ 366 (+95.72%)
VerilogRepository for basic (and not so basic) Verilog blocks with high re-use potential
Stars: ✭ 296 (+58.29%)
Platformio Atom IdePlatformIO IDE for Atom: The next generation integrated development environment for IoT
Stars: ✭ 475 (+154.01%)
OpenpitonThe OpenPiton Platform
Stars: ✭ 282 (+50.8%)
SpinalhdlScala based HDL
Stars: ✭ 696 (+272.19%)
Platformio Vscode IdePlatformIO IDE for VSCode: The next generation integrated development environment for IoT
Stars: ✭ 676 (+261.5%)
ZbasicA bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
Stars: ✭ 27 (-85.56%)
ZipcpuA small, light weight, RISC CPU soft core
Stars: ✭ 640 (+242.25%)
Clash CompilerHaskell to VHDL/Verilog/SystemVerilog compiler
Stars: ✭ 958 (+412.3%)
Icestudio❄️ Visual editor for open FPGA boards
Stars: ✭ 958 (+412.3%)
Wbuart32A simple, basic, formally verified UART controller
Stars: ✭ 133 (-28.88%)
Icezum🌟 IceZUM Alhambra: an Arduino-like Open FPGA electronic board
Stars: ✭ 280 (+49.73%)
AesVerilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.
Stars: ✭ 131 (-29.95%)
Hrm CpuHuman Resource Machine - CPU Design #HRM
Stars: ✭ 43 (-77.01%)
Darkriscvopensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Stars: ✭ 1,062 (+467.91%)
Rsyocto🤖 SoCFPGA: Open Source embedded Linux developed for Intel (ALTERA) SoC-FPGAs (Cyclone V & Arria 10)
Stars: ✭ 41 (-78.07%)
Core jpegHigh throughput JPEG decoder in Verilog for FPGA
Stars: ✭ 64 (-65.78%)
Jt gngCAPCOM arcade hardware accurately replicated on MiST and MiSTer FPGA platforms. It covers Ghosts'n Goblins, 1942, 1943, Commando, F1-Dream, GunSmoke, Tiger Road, Black Tiger, Bionic Commando, Higemaru, Street Fighter and Vulgus.
Stars: ✭ 65 (-65.24%)
Mips CpuA MIPS CPU implemented in Verilog
Stars: ✭ 38 (-79.68%)
Open Register Design ToolTool to generate register RTL, models, and docs using SystemRDL or JSpec input
Stars: ✭ 126 (-32.62%)
AutofpgaA utility for Composing FPGA designs from Peripherals
Stars: ✭ 108 (-42.25%)
Ustc RvsocFPGA-based RISC-V CPU+SoC.
Stars: ✭ 77 (-58.82%)
CoresVarious HDL (Verilog) IP Cores
Stars: ✭ 271 (+44.92%)
RiscvRISC-V CPU Core (RV32IM)
Stars: ✭ 272 (+45.45%)
Higan VerilogThis is a higan/Verilator co-simulation example/framework
Stars: ✭ 35 (-81.28%)
AntikernelThe Antikernel operating system project
Stars: ✭ 75 (-59.89%)
Vm80ai8080 precise replica in Verilog, based on reverse engineering of real die
Stars: ✭ 114 (-39.04%)
LogicCMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
Stars: ✭ 149 (-20.32%)