342 Open source projects that are alternatives of or similar to Verilog Uart

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

Light-weight RISC-V RV32IMC microcontroller core.

🌱 ❄️ Collection of open-source peripherals in Verilog

奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）

CHIP-8 console on FPGA

Compact FPGA game console

All code found on nandland is here. underconstruction.gif

FPGA implementation of Cellular Neural Network (CNN)

NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and try. Hope THIS PAGE may Helps you a bit. Contact Me:[email protected]

Regression test suite for Icarus Verilog.

PicoRV32 - A Size-Optimized RISC-V CPU

A nicer HDL.

Verilog I2C interface for FPGA implementation

Bitcoin miner for Xilinx FPGAs

A Verilog implementation of DisplayPort protocol for FPGAs

A single-wire bi-directional chip-to-chip interface for FPGAs

Repository for the SCALE-MAMBA MPC system

Homotopy theory in Coq.

Verilog HDL/SystemVerilog/Bluespec SystemVerilog support for VS Code

RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT

FPGA,Verilog,Python

SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API.

Sega Genesis for MiSTer

Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)

Verilog version of Z-scale (deprecated)

Example designs showing different ways to use SymbiFlow toolchains.

Open source design files for the TinyFPGA B-Series boards.

A reimplementation of a tiny stack CPU

Core description files for FuseSoC

The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.

A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals

Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog

Test suite designed to check compliance with the SystemVerilog standard.

FPGA 101 - Workshop materials

使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用

A mixed signal netlist language (pre-alpha)

A utility for Composing FPGA designs from Peripherals

A small 6502 system with MS BASIC in ROM

iCESugar FPGA Board (base on iCE40UP5k)

A FPGA friendly 32 bit RISC-V CPU implementation

RePlAce global placement tool

RTL, Cmodel, and testbench for NVDLA

SystemVerilog parser library fully complient with IEEE 1800-2017

Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001)

A convolutional neural network implemented in hardware (verilog)

Mega CD for MiSTer

This repository hosts the project for open-source hummingbird E203 RISC processor Core.

🤖 SoCFPGA: Open Source embedded Linux developed for Intel (ALTERA) SoC-FPGAs (Cyclone V & Arria 10)

Repurposing existing HDL tools to help writing better code

This is the base project for the Mojo. It should be used as the starting point for all projects.

PDP-1 FPGA implementation in Verilog, with CRT, Teletype and Console.

Verilog module for calculation of FFT.

一步一步写MIPS CPU

The Kestrel is a family of home-made computers, built as much as possible on open-source technology, and supporting as much as possible the open-source philosophy.

Verilog SDRAM memory controller

Open source software for chip reverse engineering.

LicheeTang 蜂鸟E203 Core

SystemVerilog linter