1265 Open source projects that are alternatives of or similar to F32c

A FPGA friendly 32 bit RISC-V CPU implementation

A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.

A reimplementation of a tiny stack CPU

All open source file and project for OpenFPGAduino project

Docker Development Environment for SpinalHDL

A MIPS CPU implemented in Verilog

FPGA 101 - Workshop materials

Fletcher: A framework to integrate FPGA accelerators with Apache Arrow

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

SpinalHDL - Cryptography libraries

A JSON library implemented in VHDL.

This repository contains synthesizable examples which use the PoC-Library.

A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set

Haskell to VHDL/Verilog/SystemVerilog compiler

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm

SweRV EL2 Core

A very small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.

PlatformIO is a professional collaborative platform for embedded development 👽 A place where Developers and Teams have true Freedom! No more vendor lock-in!

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

Cross EDA Abstraction and Automation

VHDL project to run a simple 8-bit computer very similar to the one built by Ben Eater (see https://eater.net)

An open-source VHDL library for FPGA design.

The Project TinyMIPS is dedicated to enabling undergraduates to build a complete computer system from scratch.

An abstraction library for interfacing EDA tools

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

🔑 Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.

AES-128 hardware implementation

ASIO driver, Usb Driver, FX2LP Firmware, VHDL Fpga, Schematics & PCB Layout for the AudioXtreamer, a USB 2.0 32ch Audio/Midi interface for retrofitting into digital mixers/interfaces.

Image Processing Toolbox in Verilog using Basys3 FPGA

Scala based HDL

SPI master and slave for FPGA written in VHDL

Caffe to VHDL

VUnit is a unit testing framework for VHDL/SystemVerilog

FPGA-based RISC-V CPU+SoC.

A simple three-stage RISC-V CPU

Space Invaders game implemented with VHDL

Implementations of the Simon and Speck Block Ciphers

PlatformIO IDE for Atom: The next generation integrated development environment for IoT

A Forth CPU and System on a Chip, based on the J1, written in VHDL

Tools for running FPGA vendor toolchains with Docker

NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.

👇 Add capacitive touch buttons to any FPGA!

🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.

HDMI Out VHDL code for 7-series Xilinx FPGAs

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.

Yet Another RISC-V Implementation

Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.

KianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog: multicycle, singlecycle and 5-stage pipelining Processor. Multicycle Soc with firmware that runs raytracer, mandelbrot, 3d hdmi gfx, dma controller, etc.....

List of ideas for getting started with TimVideos projects

RISCV SoftCPU Contest 2018

Interpreter experiment. Testing dispatch methods: Switching, Direct/Indirect Threaded Code, Tail-Calls and Inlining

Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)

SweRV EH1 core

A curated collection of technical documentation for Arcades, Handhelds, Consoles, Computers and MCU’s.

QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.

Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.

HAL – The Hardware Analyzer