926 Open source projects that are alternatives of or similar to Forth Cpu

A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Simple, orthogonal 32-bit computer architecture and environment

A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set

A reimplementation of a tiny stack CPU

A FPGA friendly 32 bit RISC-V CPU implementation

QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.

A very small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators

A re-creation of a Cosmac ELF computer, Coded in SpinalHDL

VHDL project to run a simple 8-bit computer very similar to the one built by Ben Eater (see https://eater.net)

This repository contains synthesizable examples which use the PoC-Library.

Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)

List of ideas for getting started with TimVideos projects

A simple RISC-V processor for use in FPGA designs.

🔑 Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.

RISC-V processor emulator written in Rust+WASM

32-bit Superscalar RISC-V CPU

A 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz

Cross-platform process cpu % and memory usage of a PID

SweRV EH1 core

Scala based HDL

RISC-V CPU Core (RV32IM)

NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.

ASIO driver, Usb Driver, FX2LP Firmware, VHDL Fpga, Schematics & PCB Layout for the AudioXtreamer, a USB 2.0 32ch Audio/Midi interface for retrofitting into digital mixers/interfaces.

HW Design: A Functional Approach

Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.

A MIPS CPU implemented in Verilog

A simple three-stage RISC-V CPU

Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.

An abstraction library for interfacing EDA tools

A JSON library implemented in VHDL.

HAL – The Hardware Analyzer

Human Resource Machine - CPU Design #HRM

CoreFreq is a CPU monitoring software designed for the 64-bits Processors.

A tiny Open POWER ISA softcore written in VHDL 2008

The OpenPiton Platform

A small, light weight, RISC CPU soft core

VUnit is a unit testing framework for VHDL/SystemVerilog

EVEREST: e-Versatile Research Stick for peoples

SST Architectural Simulation Components and Libraries

Image Processing Toolbox in Verilog using Basys3 FPGA

A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm

Haskell to VHDL/Verilog/SystemVerilog compiler

Caffe to VHDL

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

Implementations of the Simon and Speck Block Ciphers

SPI master and slave for FPGA written in VHDL

Processor Counter Monitor

VHDL 2008/93/87 simulator

Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink

SweRV EL2 Core

Space Invaders game implemented with VHDL

Example of CPU simulation in software

A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA

🔬 dd's x86 CPU Identification tool

AES-128 hardware implementation

FPGA-based RISC-V CPU+SoC.