909 Open source projects that are alternatives of or similar to intfftk

Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)

Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc.

Tools for running FPGA vendor toolchains with Docker

Global Dark Mode for ALL apps on ANY platforms.

A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm

A Java program to implement a DMTF Decoder.

Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)

Virtio implementation in SystemVerilog

A digital signal processing library in Javascript

SHA-256 IP core for ZedBoard (Zynq SoC)

Haskell to VHDL/Verilog/SystemVerilog compiler

DMA source and sink blocks for Xilinx Zynq FPGAs

open-source IEEE 802.11 WiFi baseband FPGA (chip) design

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

usb-jtag - Altera USB Blaster Emulation with a FX2

Javascript port of Ooura FFT implementation

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

Vivado and PetaLinux projects for Zynq EBAZ4205 Board

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

A JSON library implemented in VHDL.

Image Processing Toolbox in Verilog using Basys3 FPGA

Scala based HDL

A FPGA friendly 32 bit RISC-V CPU implementation

Notes on the Red Pitaya Open Source Instrument

Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc.

A reimplementation of a tiny stack CPU

mirror of https://git.elphel.com/Elphel/eddr3

List of ideas for getting started with TimVideos projects

Cross EDA Abstraction and Automation

This project demonstrates DSP capabilities of Terasic DE2-115

A configurable C++ generator of pipelined Verilog FFT cores

An abstraction library for interfacing EDA tools

Docker Development Environment for SpinalHDL

Dockerfile with Vivado for CI

SpinalHDL - Cryptography libraries

Header only C++14 library containing various digital signal processing utilities.

A real-time netlist based audio circuit plugin

PDP-6 Emulator

Digital Signal Processing

SoCFPGA: Mapping HPS Peripherals, like I²C or CAN, over the FPGA fabric to FPGA I/O and using embedded Linux to control them (Intel Cyclone V)

Yet Another RISC-V Implementation

Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm

FPGA-based USB-device controller to implement USB-CDC, USB-HID, etc.

Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack

NN on FPGA

🔑 Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.

Trying to verify Verilog/VHDL designs with formal methods and tools

Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom

The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.

FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope

Project X-Ray Database: XC7 Series

DDC/DUC SDR Tranceiver project

Homebrew game for homebrew FPGA game console

Video Game custom chips reverse-engineered from silicon

FPGA-based JPEG-LS image compressor.

Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images

NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.

A collection of phase locked loop (PLL) related projects

FPGA core for SHA256d mining targeting Lattice iCE40 devices.

FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor.