697 Open source projects that are alternatives of or similar to naps

SHA-256 IP core for ZedBoard (Zynq SoC)

Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools

DMA source and sink blocks for Xilinx Zynq FPGAs

This repository contains iCEBreaker examples for Amaranth HDL.

DMA attacks over PCI Express based on Xilinx Zynq-7000 series SoC

collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning

shdl6800: A 6800 processor written in SpinalHDL

Global Dark Mode for ALL apps on ANY platforms.

CMU 18545 FPGA project -- Multi-channel ultrasound data acquisition and beamforming system.

open-source IEEE 802.11 WiFi baseband FPGA (chip) design

A collection of little open source FPGA hobby projects

Vivado and PetaLinux projects for Zynq EBAZ4205 Board

NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.

mirror of https://git.elphel.com/Elphel/eddr3

Fastest lz4 compression library in Node.js, powered by napi-rs and lz4-flex.

VTEnc C library

Generate UVM register model from compiled SystemRDL input

A scalable High-Level Synthesis framework on MLIR

Common elements for FPGA Design (FIFOs, RAMs, etc.)

No description or website provided.

A Python bindings for Zopfli

images jpg or jpeg compressed and watcher fsnotify

HDT C++ Library and Tools

DAR - Disk ARchive

https://wiki.mozilla.org/Mobile/Janus

Library of approximate arithmetic circuits

Optimal LZ4 compression

A FPGA core for the arcade game, Rygar (1986).

List of ideas for getting started with TimVideos projects

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

🔑 Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.

FPGA CryptoNight V7 Minner

PLzmaSDK is (Portable, Patched, Package, cross-P-latform) Lzma SDK.

Pakkero is a binary packer written in Go made for fun and educational purpose. Its main goal is to take in input a program file (elf binary, script, even appimage) and compress it, protect it from tampering and intrusion.

Video Game custom chips reverse-engineered from silicon

Project F brings FPGAs to life with exciting open-source designs you can build on.

PYNQ Composabe Overlays

Thin Python wrapper to de/compression algorithms in Rust - lightweight & no dependencies

Pure Rust bzip2 decoder

SoCFPGA: Mapping HPS Peripherals, like I²C or CAN, over the FPGA fabric to FPGA I/O and using embedded Linux to control them (Intel Cyclone V)

Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.

Clio, ASPLOS'22.

A collection of phase locked loop (PLL) related projects

Pure rust zip & zip64 reading and writing

Fast inference of Boosted Decision Trees in FPGAs

A JSP Taglib for delivering minified, combined and gzip-compressed resources (JavaScript and CSS).

Robotic Application Processor

RISCV SoftCPU Contest 2018

Project X-Ray Database: XC7 Series

An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.

DFiant: A Dataflow Hardware Descripition Language

DDC/DUC SDR Tranceiver project

zedboard上基于FPGA+ARM的人脸识别智能监控系统。关键词：linux，zedboard，arm，fpga，人脸检测，人脸识别。

FPGA-based USB-device controller to implement USB-CDC, USB-HID, etc.

FPGA core for SHA256d mining targeting Lattice iCE40 devices.

Nim implementation of Snappy compression algorithm

Homebrew game for homebrew FPGA game console

PhyWhisperer-USB: Hardware USB Trigger

Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)

Wishbone controlled I2C controllers