696 Open source projects that are alternatives of or similar to SpinalDev

SpinalHDL - Cryptography libraries

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

Scala based HDL

Image Processing Toolbox in Verilog using Basys3 FPGA

Cross EDA Abstraction and Automation

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

Haskell library for hardware description

Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.

Imitate SDcard using FPGAs.

Recipe for FPGA cooking

A reimplementation of a tiny stack CPU

Haskell to VHDL/Verilog/SystemVerilog compiler

Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)

List of ideas for getting started with TimVideos projects

FPGA-based JPEG-LS image compressor.

A FPGA friendly 32 bit RISC-V CPU implementation

Code generation tool for configuration and status registers

Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

A hardware implementation of CNN, written by Verilog and synthesized on FPGA

Virtio implementation in SystemVerilog

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

Sphinx Extension which generates various types of diagrams from Verilog code.

An abstraction library for interfacing EDA tools

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

FPGA-based RISC-V CPU+SoC.

Various HDL (Verilog) IP Cores

FPGA-based USB-device controller to implement USB-CDC, USB-HID, etc.

Repository for basic (and not so basic) Verilog blocks with high re-use potential

Tools for running FPGA vendor toolchains with Docker

open-source IEEE 802.11 WiFi baseband FPGA (chip) design

All open source file and project for OpenFPGAduino project

FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.

❄️ Visual editor for open FPGA boards

Verilog Generator of Neural Net Digit Detector for FPGA

LicheeTang 蜂鸟E203 Core

A simple, basic, formally verified UART controller

This is a higan/Verilator co-simulation example/framework

A MIPS CPU implemented in Verilog

Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.

🤖 SoCFPGA: Open Source embedded Linux developed for Intel (ALTERA) SoC-FPGAs (Cyclone V & Arria 10)

CNN acceleration on virtex-7 FPGA with verilog HDL

FPGA/hardware design of openwifi

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm

A wishbone controlled scope for FPGA's

Bus bridges and other odds and ends

A very small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.

CHIP-8 console on FPGA

Connectal is a framework for software-driven hardware development.

A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems

Human Resource Machine - CPU Design #HRM

Must-have verilog systemverilog modules

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

i8080 precise replica in Verilog, based on reverse engineering of real die

Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation

FPGA 101 - Workshop materials

A utility for Composing FPGA designs from Peripherals

Caffe to VHDL