All Projects → tree-core-cpu → Similar Projects or Alternatives

462 Open source projects that are alternatives of or similar to tree-core-cpu

Quasar
Quasar 2.0: Chisel equivalent of SweRV-EL2
Stars: ✭ 19 (-13.64%)
Mutual labels:  processor, chisel, riscv, rtl, verilator
Darkriscv
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Stars: ✭ 1,062 (+4727.27%)
Mutual labels:  cpu, processor, riscv, rtl
Fuxi
Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
Stars: ✭ 68 (+209.09%)
Mutual labels:  cpu, chisel, riscv
Ustc Rvsoc
FPGA-based RISC-V CPU+SoC.
Stars: ✭ 77 (+250%)
Mutual labels:  cpu, riscv, rtl
Cores Swerv El2
SweRV EL2 Core
Stars: ✭ 79 (+259.09%)
Mutual labels:  processor, riscv, rtl
Rocket Chip
Rocket Chip Generator
Stars: ✭ 2,079 (+9350%)
Mutual labels:  chisel, riscv, rtl
Riscv Rust
RISC-V processor emulator written in Rust+WASM
Stars: ✭ 253 (+1050%)
Mutual labels:  cpu, processor, riscv
Cores Swerv
SweRV EH1 core
Stars: ✭ 406 (+1745.45%)
Mutual labels:  processor, riscv, rtl
Neorv32
A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.
Stars: ✭ 106 (+381.82%)
Mutual labels:  cpu, processor, riscv
arv
ARV: Asynchronous RISC-V Go High-level Functional Model
Stars: ✭ 18 (-18.18%)
Mutual labels:  processor, riscv
ofdm
Chisel Things for OFDM
Stars: ✭ 23 (+4.55%)
Mutual labels:  chisel, rtl
Forth Cpu
A Forth CPU and System on a Chip, based on the J1, written in VHDL
Stars: ✭ 244 (+1009.09%)
Mutual labels:  cpu, processor
Riscv Mini
Simple RISC-V 3-stage Pipeline in Chisel
Stars: ✭ 221 (+904.55%)
Mutual labels:  riscv, rtl
Unicorn
Unicorn CPU emulator framework (ARM, AArch64, M68K, Mips, Sparc, PowerPC, RiscV, X86)
Stars: ✭ 4,934 (+22327.27%)
Mutual labels:  cpu, riscv
FPGACosmacELF
A re-creation of a Cosmac ELF computer, Coded in SpinalHDL
Stars: ✭ 31 (+40.91%)
Mutual labels:  cpu, processor
virtio
Virtio implementation in SystemVerilog
Stars: ✭ 38 (+72.73%)
Mutual labels:  rtl, verilator
Pidusage
Cross-platform process cpu % and memory usage of a PID
Stars: ✭ 364 (+1554.55%)
Mutual labels:  cpu, processor
hdl-tools
Facilitates building open source tools for working with hardware description languages (HDLs)
Stars: ✭ 56 (+154.55%)
Mutual labels:  rtl, verilator
SaxonSoc
SoC based on VexRiscv and ICE40 UP5K
Stars: ✭ 112 (+409.09%)
Mutual labels:  riscv, rtl
Riscv Boom
SonicBOOM: The Berkeley Out-of-Order Machine
Stars: ✭ 852 (+3772.73%)
Mutual labels:  riscv, rtl
nuclei-sdk
Nuclei RISC-V Software Development Kit
Stars: ✭ 65 (+195.45%)
Mutual labels:  riscv, rt-thread
Dana
Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
Stars: ✭ 160 (+627.27%)
Mutual labels:  riscv, rtl
essent
high-performance RTL simulator
Stars: ✭ 60 (+172.73%)
Mutual labels:  chisel, rtl
tree-core-ide
The next generation integrated development environment for processor design and verification. It has multi-hardware language support, open source IP management and easy-to-use rtl simulation toolset.
Stars: ✭ 79 (+259.09%)
Mutual labels:  processor, riscv
Chisel3
Chisel 3: A Modern Hardware Design Language
Stars: ✭ 2,290 (+10309.09%)
Mutual labels:  chisel, rtl
kianRiscV
KianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog: multicycle, singlecycle and 5-stage pipelining Processor. Multicycle Soc with firmware that runs raytracer, mandelbrot, 3d hdmi gfx, dma controller, etc.....
Stars: ✭ 167 (+659.09%)
Mutual labels:  cpu, riscv
Scr1
SCR1 is a high-quality open-source RISC-V MCU core in Verilog
Stars: ✭ 393 (+1686.36%)
Mutual labels:  riscv, rtl
Chipyard
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
Stars: ✭ 436 (+1881.82%)
Mutual labels:  riscv, rtl
AtomicWatch
Intel Atom C2000 series discovery tool that parses log files and returns results if a positive match is found. #nsacyber
Stars: ✭ 25 (+13.64%)
Mutual labels:  cpu, processor
Riscv Fs
F# RISC-V Instruction Set formal specification
Stars: ✭ 173 (+686.36%)
Mutual labels:  cpu, riscv
ddcpuid
🔬 dd's x86 CPU Identification tool
Stars: ✭ 21 (-4.55%)
Mutual labels:  cpu, processor
yatcpu
Yet another toy CPU.
Stars: ✭ 42 (+90.91%)
Mutual labels:  cpu, riscv
Corefreq
CoreFreq is a CPU monitoring software designed for the 64-bits Processors.
Stars: ✭ 1,026 (+4563.64%)
Mutual labels:  cpu, processor
Riscv vhdl
Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
Stars: ✭ 356 (+1518.18%)
Mutual labels:  cpu, riscv
Vexriscv
A FPGA friendly 32 bit RISC-V CPU implementation
Stars: ✭ 1,041 (+4631.82%)
Mutual labels:  cpu, riscv
KyogenRV
The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
Stars: ✭ 37 (+68.18%)
Mutual labels:  chisel, riscv
ara
The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 0.10, working as a coprocessor to CORE-V's CVA6 core
Stars: ✭ 116 (+427.27%)
Mutual labels:  cpu, riscv
Cva6
The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
Stars: ✭ 1,144 (+5100%)
Mutual labels:  cpu, riscv
Pcm
Processor Counter Monitor
Stars: ✭ 1,240 (+5536.36%)
Mutual labels:  cpu, processor
Advanced-xv6
Modern improvements for MIT's xv6 OS
Stars: ✭ 26 (+18.18%)
Mutual labels:  cpu
supervisor-rv
计算机组成原理课程 RISC-V 监控程序,支持 32 位和 64 位
Stars: ✭ 93 (+322.73%)
Mutual labels:  riscv
dbgbus
A collection of debugging busses developed and presented at zipcpu.com
Stars: ✭ 24 (+9.09%)
Mutual labels:  verilator
COExperiment Repo
支持 45 条 MIPS 指令的单周期处理器 -- 计算机组成原理实验 NUAA Spring 2017
Stars: ✭ 23 (+4.55%)
Mutual labels:  cpu
riscv-meta
RISC-V Instruction Set Metadata
Stars: ✭ 33 (+50%)
Mutual labels:  riscv
serde-device-tree
Serialize & deserialize device tree binary using serde
Stars: ✭ 20 (-9.09%)
Mutual labels:  cpu
Mipt Mips
Cycle-accurate pre-silicon simulator of RISC-V and MIPS CPUs
Stars: ✭ 250 (+1036.36%)
Mutual labels:  cpu
Models
Model Zoo for Intel® Architecture: contains Intel optimizations for running deep learning workloads on Intel® Xeon® Scalable processors
Stars: ✭ 248 (+1027.27%)
Mutual labels:  cpu
Xps15 9560 Bigsur
XPS15-9560-Catalina, Q群:161385229
Stars: ✭ 247 (+1022.73%)
Mutual labels:  cpu
HTGS
The Hybrid Task Graph Scheduler API
Stars: ✭ 36 (+63.64%)
Mutual labels:  cpu
etos-facedetector
Simple and Effective Face Detector, based on Progressive Calibration Networks (PCN) which is an accurate rotation-invariant face detector running at real-time speed on CPU, published in CVPR 2018.
Stars: ✭ 23 (+4.55%)
Mutual labels:  cpu
vga-clock
Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.
Stars: ✭ 48 (+118.18%)
Mutual labels:  rtl
Pm2 Server Monit
Monitor server CPU / Memory / Process / Zombie Process / Disk size / Security Packages / Network Input / Network Output
Stars: ✭ 247 (+1022.73%)
Mutual labels:  cpu
8bit Cpu
Schematics & code for my 74LS-based 8-bit MK1 CPU
Stars: ✭ 232 (+954.55%)
Mutual labels:  cpu
freedom-u-sdk
Freedom U Software Development Kit (FUSDK)
Stars: ✭ 246 (+1018.18%)
Mutual labels:  riscv
S Tui
Terminal-based CPU stress and monitoring utility
Stars: ✭ 2,825 (+12740.91%)
Mutual labels:  cpu
Pubg mobile memory hacking examples
Pubg Mobile Emulator Gameloop Memory Hacking C++ code examples. Ex: Name, Coord, Bones, Weapons, Items, Box, Drop etc.
Stars: ✭ 224 (+918.18%)
Mutual labels:  cpu
processor
A compiler, assembler, and processor.
Stars: ✭ 24 (+9.09%)
Mutual labels:  processor
bl602-pac
Embedded Rust's Peripheral Access Crate for BL602 microcontrollers
Stars: ✭ 16 (-27.27%)
Mutual labels:  riscv
Openseeface
Robust realtime face and facial landmark tracking on CPU with Unity integration
Stars: ✭ 216 (+881.82%)
Mutual labels:  cpu
Biriscv
32-bit Superscalar RISC-V CPU
Stars: ✭ 208 (+845.45%)
Mutual labels:  cpu
1-60 of 462 similar projects