QuasarQuasar 2.0: Chisel equivalent of SweRV-EL2
Stars: ✭ 19 (-13.64%)
Darkriscvopensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Stars: ✭ 1,062 (+4727.27%)
FuxiFuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
Stars: ✭ 68 (+209.09%)
Ustc RvsocFPGA-based RISC-V CPU+SoC.
Stars: ✭ 77 (+250%)
Rocket ChipRocket Chip Generator
Stars: ✭ 2,079 (+9350%)
Riscv RustRISC-V processor emulator written in Rust+WASM
Stars: ✭ 253 (+1050%)
Neorv32A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.
Stars: ✭ 106 (+381.82%)
arvARV: Asynchronous RISC-V Go High-level Functional Model
Stars: ✭ 18 (-18.18%)
ofdmChisel Things for OFDM
Stars: ✭ 23 (+4.55%)
Forth CpuA Forth CPU and System on a Chip, based on the J1, written in VHDL
Stars: ✭ 244 (+1009.09%)
Riscv MiniSimple RISC-V 3-stage Pipeline in Chisel
Stars: ✭ 221 (+904.55%)
UnicornUnicorn CPU emulator framework (ARM, AArch64, M68K, Mips, Sparc, PowerPC, RiscV, X86)
Stars: ✭ 4,934 (+22327.27%)
FPGACosmacELFA re-creation of a Cosmac ELF computer, Coded in SpinalHDL
Stars: ✭ 31 (+40.91%)
virtioVirtio implementation in SystemVerilog
Stars: ✭ 38 (+72.73%)
PidusageCross-platform process cpu % and memory usage of a PID
Stars: ✭ 364 (+1554.55%)
hdl-toolsFacilitates building open source tools for working with hardware description languages (HDLs)
Stars: ✭ 56 (+154.55%)
SaxonSocSoC based on VexRiscv and ICE40 UP5K
Stars: ✭ 112 (+409.09%)
Riscv BoomSonicBOOM: The Berkeley Out-of-Order Machine
Stars: ✭ 852 (+3772.73%)
nuclei-sdkNuclei RISC-V Software Development Kit
Stars: ✭ 65 (+195.45%)
DanaDynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
Stars: ✭ 160 (+627.27%)
essenthigh-performance RTL simulator
Stars: ✭ 60 (+172.73%)
tree-core-ideThe next generation integrated development environment for processor design and verification. It has multi-hardware language support, open source IP management and easy-to-use rtl simulation toolset.
Stars: ✭ 79 (+259.09%)
Chisel3Chisel 3: A Modern Hardware Design Language
Stars: ✭ 2,290 (+10309.09%)
kianRiscVKianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog: multicycle, singlecycle and 5-stage pipelining Processor. Multicycle Soc with firmware that runs raytracer, mandelbrot, 3d hdmi gfx, dma controller, etc.....
Stars: ✭ 167 (+659.09%)
Scr1SCR1 is a high-quality open-source RISC-V MCU core in Verilog
Stars: ✭ 393 (+1686.36%)
ChipyardAn Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
Stars: ✭ 436 (+1881.82%)
AtomicWatchIntel Atom C2000 series discovery tool that parses log files and returns results if a positive match is found. #nsacyber
Stars: ✭ 25 (+13.64%)
Riscv FsF# RISC-V Instruction Set formal specification
Stars: ✭ 173 (+686.36%)
ddcpuid🔬 dd's x86 CPU Identification tool
Stars: ✭ 21 (-4.55%)
yatcpuYet another toy CPU.
Stars: ✭ 42 (+90.91%)
CorefreqCoreFreq is a CPU monitoring software designed for the 64-bits Processors.
Stars: ✭ 1,026 (+4563.64%)
Riscv vhdlPortable RISC-V System-on-Chip implementation: RTL, debugger and simulators
Stars: ✭ 356 (+1518.18%)
VexriscvA FPGA friendly 32 bit RISC-V CPU implementation
Stars: ✭ 1,041 (+4631.82%)
KyogenRVThe Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
Stars: ✭ 37 (+68.18%)
araThe PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 0.10, working as a coprocessor to CORE-V's CVA6 core
Stars: ✭ 116 (+427.27%)
Cva6The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
Stars: ✭ 1,144 (+5100%)
PcmProcessor Counter Monitor
Stars: ✭ 1,240 (+5536.36%)
Advanced-xv6Modern improvements for MIT's xv6 OS
Stars: ✭ 26 (+18.18%)
supervisor-rv计算机组成原理课程 RISC-V 监控程序,支持 32 位和 64 位
Stars: ✭ 93 (+322.73%)
dbgbusA collection of debugging busses developed and presented at zipcpu.com
Stars: ✭ 24 (+9.09%)
COExperiment Repo支持 45 条 MIPS 指令的单周期处理器 -- 计算机组成原理实验 NUAA Spring 2017
Stars: ✭ 23 (+4.55%)
riscv-metaRISC-V Instruction Set Metadata
Stars: ✭ 33 (+50%)
serde-device-treeSerialize & deserialize device tree binary using serde
Stars: ✭ 20 (-9.09%)
Mipt MipsCycle-accurate pre-silicon simulator of RISC-V and MIPS CPUs
Stars: ✭ 250 (+1036.36%)
ModelsModel Zoo for Intel® Architecture: contains Intel optimizations for running deep learning workloads on Intel® Xeon® Scalable processors
Stars: ✭ 248 (+1027.27%)
HTGSThe Hybrid Task Graph Scheduler API
Stars: ✭ 36 (+63.64%)
etos-facedetectorSimple and Effective Face Detector, based on Progressive Calibration Networks (PCN) which is an accurate rotation-invariant face detector running at real-time speed on CPU, published in CVPR 2018.
Stars: ✭ 23 (+4.55%)
vga-clockShow the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.
Stars: ✭ 48 (+118.18%)
Pm2 Server MonitMonitor server CPU / Memory / Process / Zombie Process / Disk size / Security Packages / Network Input / Network Output
Stars: ✭ 247 (+1022.73%)
8bit CpuSchematics & code for my 74LS-based 8-bit MK1 CPU
Stars: ✭ 232 (+954.55%)
freedom-u-sdkFreedom U Software Development Kit (FUSDK)
Stars: ✭ 246 (+1018.18%)
S TuiTerminal-based CPU stress and monitoring utility
Stars: ✭ 2,825 (+12740.91%)
Pubg mobile memory hacking examplesPubg Mobile Emulator Gameloop Memory Hacking C++ code examples. Ex: Name, Coord, Bones, Weapons, Items, Box, Drop etc.
Stars: ✭ 224 (+918.18%)
processorA compiler, assembler, and processor.
Stars: ✭ 24 (+9.09%)
bl602-pacEmbedded Rust's Peripheral Access Crate for BL602 microcontrollers
Stars: ✭ 16 (-27.27%)
OpenseefaceRobust realtime face and facial landmark tracking on CPU with Unity integration
Stars: ✭ 216 (+881.82%)
Biriscv32-bit Superscalar RISC-V CPU
Stars: ✭ 208 (+845.45%)