All Projects → vim-hdl → Similar Projects or Alternatives

1002 Open source projects that are alternatives of or similar to vim-hdl

Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.

Stars: ✭ 43 (-27.12%)

Mutual labels: vhdl, verilog, xilinx, altera

fpga-docker

Tools for running FPGA vendor toolchains with Docker

Stars: ✭ 54 (-8.47%)

Mutual labels: vhdl, verilog, xilinx, altera

JSON-for-VHDL

A JSON library implemented in VHDL.

Stars: ✭ 56 (-5.08%)

Mutual labels: vhdl, xilinx, modelsim

J1sc

A reimplementation of a tiny stack CPU

Stars: ✭ 64 (+8.47%)

Mutual labels: vhdl, verilog

hwt

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

Stars: ✭ 145 (+145.76%)

Mutual labels: vhdl, verilog

Image Processing

Image Processing Toolbox in Verilog using Basys3 FPGA

Stars: ✭ 31 (-47.46%)

Mutual labels: vhdl, verilog

Openwifi

open-source IEEE 802.11 WiFi baseband FPGA (chip) design

Stars: ✭ 2,257 (+3725.42%)

Mutual labels: verilog, xilinx

Deep-DarkFantasy

Global Dark Mode for ALL apps on ANY platforms.

Stars: ✭ 16 (-72.88%)

Mutual labels: verilog, xilinx

cocotb-bus

Pre-packaged testbenching tools and reusable bus interfaces for cocotb

Stars: ✭ 20 (-66.1%)

Mutual labels: vhdl, verilog

math

Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)

Stars: ✭ 15 (-74.58%)

Mutual labels: vhdl, verilog

Spinalhdl

Scala based HDL

Stars: ✭ 696 (+1079.66%)

Mutual labels: vhdl, verilog

formal hw verification

Trying to verify Verilog/VHDL designs with formal methods and tools

Stars: ✭ 32 (-45.76%)

Mutual labels: vhdl, verilog

Ale

Check syntax in Vim asynchronously and fix files, with Language Server Protocol (LSP) support

Stars: ✭ 11,380 (+19188.14%)

Mutual labels: vim-plugins, syntax-checker

docker

Scripts to build and use docker images including GHDL

Stars: ✭ 27 (-54.24%)

Mutual labels: vhdl, verilog

Edalize

An abstraction library for interfacing EDA tools

Stars: ✭ 270 (+357.63%)

Mutual labels: vhdl, verilog

Tinytpu

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

Stars: ✭ 153 (+159.32%)

Mutual labels: vhdl, verilog

ixo-usb-jtag

usb-jtag - Altera USB Blaster Emulation with a FX2

Stars: ✭ 49 (-16.95%)

Mutual labels: xilinx, altera

symbolator

HDL symbol generator

Stars: ✭ 123 (+108.47%)

Mutual labels: vhdl, verilog

xeda

Cross EDA Abstraction and Automation

Stars: ✭ 25 (-57.63%)

Mutual labels: vhdl, verilog

Microwatt

A tiny Open POWER ISA softcore written in VHDL 2008

Stars: ✭ 383 (+549.15%)

Mutual labels: vhdl, verilog

Awesome Hdl

Hardware Description Languages

Stars: ✭ 385 (+552.54%)

Mutual labels: vhdl, verilog

Cocotb

cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python

Stars: ✭ 740 (+1154.24%)

Mutual labels: vhdl, verilog

Ophidian

Ophidian's Mirror Repository on github. https://gitlab.com/eclufsc/eda/ophidian

Stars: ✭ 32 (-45.76%)

Mutual labels: vhdl, verilog

Vexriscv

A FPGA friendly 32 bit RISC-V CPU implementation

Stars: ✭ 1,041 (+1664.41%)

Mutual labels: vhdl, verilog

Awesome Open Hardware Verification

A List of Free and Open Source Hardware Verification Tools and Frameworks

Stars: ✭ 103 (+74.58%)

Mutual labels: vhdl, verilog

SpinalDev

Docker Development Environment for SpinalHDL

Stars: ✭ 17 (-71.19%)

Mutual labels: vhdl, verilog

vscode-terosHDL

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

Stars: ✭ 325 (+450.85%)

Mutual labels: vhdl, verilog

verilog-vcd-parser

A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.

Stars: ✭ 46 (-22.03%)

Mutual labels: vhdl, verilog

eddr3

mirror of https://git.elphel.com/Elphel/eddr3

Stars: ✭ 33 (-44.07%)

Mutual labels: verilog, xilinx

Degate

Open source software for chip reverse engineering.

Stars: ✭ 156 (+164.41%)

Mutual labels: vhdl, verilog

vboard

Virtual development board for HDL design

Stars: ✭ 32 (-45.76%)

Mutual labels: vhdl, verilog

TheVimIDE

Modern Vim IDE with support for C/C++, Java, Python, Lua, PHP, JavaScript, Ruby and much more ...

Stars: ✭ 33 (-44.07%)

Mutual labels: syntastic, syntax-checker

Clash Compiler

Haskell to VHDL/Verilog/SystemVerilog compiler

Stars: ✭ 958 (+1523.73%)

Mutual labels: vhdl, verilog

getting-started

List of ideas for getting started with TimVideos projects

Stars: ✭ 50 (-15.25%)

Mutual labels: vhdl, verilog

Hdl checker

Repurposing existing HDL tools to help writing better code

Stars: ✭ 103 (+74.58%)

Mutual labels: vhdl, verilog

virtio

Virtio implementation in SystemVerilog

Stars: ✭ 38 (-35.59%)

Mutual labels: verilog, xilinx

SpinalCrypto

SpinalHDL - Cryptography libraries

Stars: ✭ 36 (-38.98%)

Mutual labels: vhdl, verilog

meta-git

git plugin for meta

Stars: ✭ 22 (-62.71%)

Mutual labels: productivity

tabToWindow

Chrome extension to move the current tab to a new window using the command API

Stars: ✭ 91 (+54.24%)

Mutual labels: productivity

autoscreen

Automated screen capture utility

Stars: ✭ 76 (+28.81%)

Mutual labels: productivity

ARM9-compatible-soft-CPU-core

This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone benchmark value: 1.2 DMIPS/MHz. It could be utilized in your FPGA design as one submodule, if you master the interface of this .v file. This IP core is very compact. It is one .v file and has only less 1800 lines.

Stars: ✭ 42 (-28.81%)

Mutual labels: verilog

fpga-nn

NN on FPGA

Stars: ✭ 16 (-72.88%)

Mutual labels: verilog

indices

Indices creates a Table of Contents sidebar for Medium articles, and enables you to skip around

Stars: ✭ 16 (-72.88%)

Mutual labels: productivity

screenREC

A really simple , ad-free & minimal web based screen recorder 📹

Stars: ✭ 67 (+13.56%)

Mutual labels: productivity

ResNet50-PYNQ

Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ

Stars: ✭ 42 (-28.81%)

Mutual labels: xilinx

nv-ide

Neovim custom configuration, oriented for full stack developers (rails, ruby, php, html, css, SCSS, javascript)

Stars: ✭ 363 (+515.25%)

Mutual labels: vim-plugins

mindful-android-launcher

Siempo Android Launcher - Smartphone interface for mental health and wellbeing

Stars: ✭ 38 (-35.59%)

Mutual labels: productivity

FPGA-I2C-Minion

A simple I2C minion in VHDL

Stars: ✭ 50 (-15.25%)

Mutual labels: vhdl

meeting-price-calculator

Meeting Price Calculator - How expensive are meetings, really?

Stars: ✭ 17 (-71.19%)

Mutual labels: productivity

vericert

A formally verified high-level synthesis tool based on CompCert and written in Coq.

Stars: ✭ 63 (+6.78%)

Mutual labels: verilog

vim-build-tools-wrapper

Projects building plugin for Vim

Stars: ✭ 23 (-61.02%)

Mutual labels: vim-plugins

MagicBox

Organize your workspace, keep files optimized, prepare images for publishing

Stars: ✭ 65 (+10.17%)

Mutual labels: productivity

pdp6

PDP-6 Emulator

Stars: ✭ 47 (-20.34%)

Mutual labels: verilog

Verilog-Gadget

🔧 Verilog plugin for Sublime Text 2/3. It helps to generate a simple testbench, instantiate a module, insert a user-header, repeat codes with formatted incremental/decremental numbers, etc.

Stars: ✭ 25 (-57.63%)

Mutual labels: verilog

pocketizer

Unofficial Pocket new tab extension for Chrome, Firefox, and Edge

Stars: ✭ 43 (-27.12%)

Mutual labels: productivity

timeleft

⏳ Don't waste your time or time will waste you! ☠️ One tends to consume time on low-return stuff, superficial entertainment. 📺 Things they don't actually want to do. One should make the most of his time. ⏱ Get busy living.

Stars: ✭ 18 (-69.49%)

Mutual labels: productivity

project-management

A basic CLI for regularly updating your project's status

Stars: ✭ 90 (+52.54%)

Mutual labels: productivity

filestyle

filestyle is a Vim plugin that highlights unwanted whitespace and characters.

Stars: ✭ 30 (-49.15%)

Mutual labels: vim-plugins

hiveql-parser

HiveQL Parser. Parse HiveQL code and print AST in JSON format if success, else print well formed syntax error message.