636 Open source projects that are alternatives of or similar to awesome-hwd-tools

HW Design: A Functional Approach

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

A low cost FPGA development board for absolute newbies

Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation

RISC-V Cores, SoC platforms and SoCs

RISC-V Cores, SoC platforms and SoCs

RISC-V CPU Core (RV32IM)

ROS 2 Hardware Acceleration Working Group community governance model & list of projects

Open source ultrasound processing modules and building blocks

Caffe to VHDL

FPGA CryptoNight V7 Minner

collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.

VUnit is a unit testing framework for VHDL/SystemVerilog

All open source file and project for OpenFPGAduino project

High-speed LaserDisc RF sampler

A flexible framework for analyzing and transforming FPGA netlists. Official repository.

Various HDL (Verilog) IP Cores

Cross EDA Abstraction and Automation

PlatformIO IDE for Atom: The next generation integrated development environment for IoT

SystemRDL 2.0 language compiler front-end

DFiant: A Dataflow Hardware Descripition Language

PlatformIO IDE for VSCode: The next generation integrated development environment for IoT

Generate UVM register model from compiled SystemRDL input

Connectal is a framework for software-driven hardware development.

Code generation tool for configuration and status registers

Scots Army Knife for electronics

Import and export IP-XACT XML register models

A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.

Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs

GPGPU microprocessor architecture

Repository for basic (and not so basic) Verilog blocks with high re-use potential

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

This repository contains iCEBreaker examples for Amaranth HDL.

Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools

Intel 8080-based Space Invaders arcade machine implemented on an FPGA, written in CLaSH

The Task Parallel System Composer (TaPaSCo)

Transient Array Radio Telescope

The Kria Robotics Stack (KRS) is a ROS 2 superset for industry, an integrated set of robot libraries and utilities to accelerate the development, maintenance and commercialization of industrial-grade robotic solutions while using adaptive computing.

32-bit Superscalar RISC-V CPU

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

Turning .NET assemblies into FPGA hardware for faster execution and lower power usage. See the Readme and https://hastlayer.com.

FireSim: Easy-to-use, Scalable, FPGA-accelerated Cycle-accurate Hardware Simulation in the Cloud

Video Game custom chips reverse-engineered from silicon

A Just-In-Time Compiler for Verilog from VMware Research

Simple, orthogonal 32-bit computer architecture and environment

An OpenCL-based FPGA Accelerator for Convolutional Neural Networks

HAL – The Hardware Analyzer

Kactus2 is a graphical EDA tool based on the IP-XACT standard.

Space Invaders game implemented with VHDL

Haskell to VHDL/Verilog/SystemVerilog compiler

Berkeley's Spatial Array Generator

An Implementation of CAdES, XAdES, PAdES and ASiC for Windows in C++

Hive OS client for ASICs

Bitcoin Stratum Pool Plugin ⛏ 📦 🔌

Digital Signature Service : creation, extension and validation of advanced electronic signatures

Mining Pools Made Easy. ⛏ 📦 🏆

A padring generator for ASICs

OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.