OpenpitonThe OpenPiton Platform
Stars: ✭ 282 (+5540%)
Verilog PcieVerilog PCI express components
Stars: ✭ 252 (+4940%)
Scr1SCR1 is a high-quality open-source RISC-V MCU core in Verilog
Stars: ✭ 393 (+7760%)
VerilogRepository for basic (and not so basic) Verilog blocks with high re-use potential
Stars: ✭ 296 (+5820%)
Sd2snesSD card based multi-purpose cartridge for the SNES
Stars: ✭ 418 (+8260%)
OpenroadOpenROAD's unified application implementing an RTL-to-GDS Flow
Stars: ✭ 270 (+5300%)
OhVerilog library for ASIC and FPGA designers
Stars: ✭ 585 (+11600%)
32-Verilog-Mini-ProjectsImplementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC Coding, Carry Select and Carry Look Ahead Adder, Carry Skip and Carry Save Adder, Complex Multiplier, Dice Game, FIFO, Fixed Point Adder and Subtractor, Fixed Point Multiplier and Divider, Floating Point IEEE 7…
Stars: ✭ 66 (+1220%)
ServSERV - The SErial RISC-V CPU
Stars: ✭ 358 (+7060%)
ReduceronFPGA Haskell machine with game changing performance. Reduceron is Matthew Naylor, Colin Runciman and Jason Reich's high performance FPGA softcore for running lazy functional programs, including hardware garbage collection. Reduceron has been implemented on various FPGAs with clock frequency ranging from 60 to 150 MHz depending on the FPGA. A high degree of parallelism allows Reduceron to implement graph evaluation very efficiently. This fork aims to continue development on this, with a view to practical applications. Comments, questions, etc are welcome.
Stars: ✭ 308 (+6060%)
rapcoresRobotic Application Processor
Stars: ✭ 14 (+180%)
VerilogboyA Pi emulating a GameBoy sounds cheap. What about an FPGA?
Stars: ✭ 287 (+5640%)
MiaowAn open source GPU based off of the AMD Southern Islands ISA.
Stars: ✭ 650 (+12900%)
Icezum🌟 IceZUM Alhambra: an Arduino-like Open FPGA electronic board
Stars: ✭ 280 (+5500%)
CascadeA Just-In-Time Compiler for Verilog from VMware Research
Stars: ✭ 413 (+8160%)
CoresVarious HDL (Verilog) IP Cores
Stars: ✭ 271 (+5320%)
Verilog EthernetVerilog Ethernet components for FPGA implementation
Stars: ✭ 699 (+13880%)
sv-testsTest suite designed to check compliance with the SystemVerilog standard.
Stars: ✭ 148 (+2860%)
MicrowattA tiny Open POWER ISA softcore written in VHDL 2008
Stars: ✭ 383 (+7560%)
intfftkFully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.
Stars: ✭ 43 (+760%)
Platformio CorePlatformIO is a professional collaborative platform for embedded development 👽 A place where Developers and Teams have true Freedom! No more vendor lock-in!
Stars: ✭ 5,539 (+110680%)
VGChipsVideo Game custom chips reverse-engineered from silicon
Stars: ✭ 86 (+1620%)
Riscv FormalRISC-V Formal Verification Framework
Stars: ✭ 328 (+6460%)
RiffaThe RIFFA development repository
Stars: ✭ 320 (+6300%)
verilogAST-cppC++17 implementation of an AST for Verilog code generation
Stars: ✭ 14 (+180%)
Platformio Atom IdePlatformIO IDE for Atom: The next generation integrated development environment for IoT
Stars: ✭ 475 (+9400%)
Beagle sdr gpsKiwiSDR: BeagleBone web-accessible shortwave receiver and software-defined GPS
Stars: ✭ 300 (+5900%)
VerilatorVerilator open-source SystemVerilog simulator and lint system
Stars: ✭ 645 (+12800%)
OpenlaneOpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
Stars: ✭ 293 (+5760%)
Open Fpga Verilog TutorialLearn how to design digital systems and synthesize them into an FPGA using only opensource tools
Stars: ✭ 464 (+9180%)
Ucr Eecs168 LabThe lab schedules for EECS168 at UC Riverside
Stars: ✭ 285 (+5600%)
HdlHDL libraries and projects
Stars: ✭ 727 (+14440%)
NetfpgaNetFPGA 1G infrastructure and gateware
Stars: ✭ 280 (+5500%)
LeflowEnabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks
Stars: ✭ 414 (+8180%)
RiscvRISC-V CPU Core (RV32IM)
Stars: ✭ 272 (+5340%)
ZipcpuA small, light weight, RISC CPU soft core
Stars: ✭ 640 (+12700%)
PrjtrellisDocumenting the Lattice ECP5 bit-stream format.
Stars: ✭ 272 (+5340%)
Mips CpuMIPS CPU implemented in Verilog
Stars: ✭ 409 (+8080%)
EdalizeAn abstraction library for interfacing EDA tools
Stars: ✭ 270 (+5300%)
Hydraa programmable cryptographic coprocessor in verilog
Stars: ✭ 5 (+0%)
Fake-SDcardImitate SDcard using FPGAs.
Stars: ✭ 26 (+420%)
Awesome HdlHardware Description Languages
Stars: ✭ 385 (+7600%)
blarneyHaskell library for hardware description
Stars: ✭ 81 (+1520%)
CorundumOpen source, high performance, FPGA-based NIC
Stars: ✭ 577 (+11440%)
ofdmChisel Things for OFDM
Stars: ✭ 23 (+360%)
Apio🌱 Open source ecosystem for open FPGA boards
Stars: ✭ 366 (+7220%)
Speech256An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.
Stars: ✭ 51 (+920%)
SpinalhdlScala based HDL
Stars: ✭ 696 (+13820%)
dockerScripts to build and use docker images including GHDL
Stars: ✭ 27 (+440%)
Verilog AxiVerilog AXI components for FPGA implementation
Stars: ✭ 349 (+6880%)
dpllA collection of phase locked loop (PLL) related projects
Stars: ✭ 55 (+1000%)
UhdThe USRP™ Hardware Driver Repository
Stars: ✭ 544 (+10780%)
Co4618This repo is for the 4618 group nember to share code.
Stars: ✭ 5 (+0%)
Cocotbcocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
Stars: ✭ 740 (+14700%)
Platformio Vscode IdePlatformIO IDE for VSCode: The next generation integrated development environment for IoT
Stars: ✭ 676 (+13420%)
Mor1kxmor1kx - an OpenRISC 1000 processor IP core
Stars: ✭ 326 (+6420%)