1375 Open source projects that are alternatives of or similar to Haddoc2

Cross EDA Abstraction and Automation

A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.

HAL – The Hardware Analyzer

Space Invaders game implemented with VHDL

Intel 8080-based Space Invaders arcade machine implemented on an FPGA, written in CLaSH

This repository contains iCEBreaker examples for Amaranth HDL.

The Kria Robotics Stack (KRS) is a ROS 2 superset for industry, an integrated set of robot libraries and utilities to accelerate the development, maintenance and commercialization of industrial-grade robotic solutions while using adaptive computing.

VHDL-2008 Support Library

🔌 Hardware Abstraction Library in Python

List of ideas for getting started with TimVideos projects

🔑 Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.

A FPGA friendly 32 bit RISC-V CPU implementation

Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools

SpinalHDL - Cryptography libraries

High-speed LaserDisc RF sampler

A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm

HW Design: A Functional Approach

Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)

No description or website provided.

Repository for basic (and not so basic) Verilog blocks with high re-use potential

An abstraction library for interfacing EDA tools

Training & Quantization of embedded friendly Deep Learning / Machine Learning / Computer Vision models

SPI master and slave for FPGA written in VHDL

Optimized (for size and speed) Caffe lib for iOS and Android with out-of-the-box demo APP.

FireSim: Easy-to-use, Scalable, FPGA-accelerated Cycle-accurate Hardware Simulation in the Cloud

LiteFlowNet: A Lightweight Convolutional Neural Network for Optical Flow Estimation, CVPR 2018 (Spotlight paper, 6.6%)

The Task Parallel System Composer (TaPaSCo)

ASIO driver, Usb Driver, FX2LP Firmware, VHDL Fpga, Schematics & PCB Layout for the AudioXtreamer, a USB 2.0 32ch Audio/Midi interface for retrofitting into digital mixers/interfaces.

VHDL project to run a simple 8-bit computer very similar to the one built by Ben Eater (see https://eater.net)

👇 Add capacitive touch buttons to any FPGA!

A flexible framework for analyzing and transforming FPGA netlists. Official repository.

HDMI Out VHDL code for 7-series Xilinx FPGAs

ROS 2 Hardware Acceleration Working Group community governance model & list of projects

🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.

A JSON library implemented in VHDL.

Transient Array Radio Telescope

A low cost FPGA development board for absolute newbies

An open-source VHDL library for FPGA design.

QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.

This repository contains synthesizable examples which use the PoC-Library.

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

Heterogeneous Run Time version of Caffe. Added heterogeneous capabilities to the Caffe, uses heterogeneous computing infrastructure framework to speed up Deep Learning on Arm-based heterogeneous embedded platform. It also retains all the features of the original Caffe architecture which users deploy their applications seamlessly.

C++ project to implement MTCNN, a perfect face detect algorithm, on different DL frameworks. The most popular frameworks: caffe/mxnet/tensorflow, are all suppported now

A simple three-stage RISC-V CPU

Simple, orthogonal 32-bit computer architecture and environment

FlowNet 2.0: Evolution of Optical Flow Estimation with Deep Networks

A Just-In-Time Compiler for Verilog from VMware Research

A 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz

VUnit is a unit testing framework for VHDL/SystemVerilog

Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.

An OpenCL-based FPGA Accelerator for Convolutional Neural Networks

Scala based HDL

AES-128 hardware implementation

PlatformIO IDE for VSCode: The next generation integrated development environment for IoT

Haskell to VHDL/Verilog/SystemVerilog compiler

A curated list of awesome open source hardware design tools

Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs

Scripts to build and use docker images including GHDL

PlatformIO IDE for Atom: The next generation integrated development environment for IoT