505. blake2Hardware implementation of the blake2 hash function
508. cv32e40s4 stage, in-order, secure RISC-V core based on the CV32E40P
509. blogProjects published on controlpaths.com and hackster.io
515. FPGA UltrasoundCMU 18545 FPGA project -- Multi-channel ultrasound data acquisition and beamforming system.
516. UnAmigaImplementation of Amiga 500/1200 in Altera Cyclone IV FPGA
520. tree-core-cpuA series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain( chisel, mill, verilator, NEMU, AM and difftest framework, etc) to design and verify.
528. Digilent-MakerCode that goes with the Digilent Maker Space projects- to share and improve all code here is shared under the Creative Commons 3.0 License.
536. chachaVerilog 2001 implementation of the ChaCha stream cipher.
539. StereoCensusVerilog Implementation of the Census Transform Stereo Vision algorithm
541. TRS-IONo description, website, or topics provided.
542. icozipA ZipCPU demonstration port for the icoboard
543. PepinoNo description, website, or topics provided.
547. CoyoteFramework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern heterogeneous platforms.
548. MIPS-VerilogMIPS R3000 processor verilog code to be synthesized on Spartan 3E FPGA board.