499 Open source projects that are alternatives of or similar to fpga_puf

🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

AES-128 hardware implementation

A FPGA friendly 32 bit RISC-V CPU implementation

Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)

A Forth CPU and System on a Chip, based on the J1, written in VHDL

HAL – The Hardware Analyzer

A 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz

Implementations of the Simon and Speck Block Ciphers

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set

HDMI Out VHDL code for 7-series Xilinx FPGAs

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

A very small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.

A reimplementation of a tiny stack CPU

List of ideas for getting started with TimVideos projects

A simple three-stage RISC-V CPU

ASIO driver, Usb Driver, FX2LP Firmware, VHDL Fpga, Schematics & PCB Layout for the AudioXtreamer, a USB 2.0 32ch Audio/Midi interface for retrofitting into digital mixers/interfaces.

An abstraction library for interfacing EDA tools

SPI master and slave for FPGA written in VHDL

Caffe to VHDL

Fletcher: A framework to integrate FPGA accelerators with Apache Arrow

A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.

👇 Add capacitive touch buttons to any FPGA!

Cross EDA Abstraction and Automation

This repository contains synthesizable examples which use the PoC-Library.

An open-source VHDL library for FPGA design.

VUnit is a unit testing framework for VHDL/SystemVerilog

A JSON library implemented in VHDL.

Scala based HDL

Space Invaders game implemented with VHDL

A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm

Image Processing Toolbox in Verilog using Basys3 FPGA

VHDL project to run a simple 8-bit computer very similar to the one built by Ben Eater (see https://eater.net)

Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.

Docker Development Environment for SpinalHDL

Haskell to VHDL/Verilog/SystemVerilog compiler

Tools for running FPGA vendor toolchains with Docker

SpinalHDL - Cryptography libraries

QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.

A scalable High-Level Synthesis framework on MLIR

A configurable C++ generator of pipelined Verilog FFT cores

⚡Fast filysystem fingerprinting using xxHash

FPGA-based USB-device controller to implement USB-CDC, USB-HID, etc.

Project F brings FPGAs to life with exciting open-source designs you can build on.

Arduino library for R30X series optical fingerprint scanners.

🔌 Hardware Abstraction Library in Python

SoCFPGA: Mapping HPS Peripherals, like I²C or CAN, over the FPGA fabric to FPGA I/O and using embedded Linux to control them (Intel Cyclone V)

Fingerprint is a simple tool that can be used to verify the contents of a directory.

Antmicro's fast, vendor-neutral DMA IP in Chisel

A collection of phase locked loop (PLL) related projects

Global Dark Mode for ALL apps on ANY platforms.

Clio, ASPLOS'22.

🌟 Alhambra II FPGA board

A brunch plugin for cache busting assets

VHDL-2008 Support Library

A low cost FPGA development board for absolute newbies

Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom

RISCV SoftCPU Contest 2018

HW Design: A Functional Approach