489 Open source projects that are alternatives of or similar to fpga_torture

Docker Development Environment for SpinalHDL

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

This repository contains synthesizable examples which use the PoC-Library.

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

AES-128 hardware implementation

A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm

HDMI Out VHDL code for 7-series Xilinx FPGAs

SpinalHDL - Cryptography libraries

A simple three-stage RISC-V CPU

Scala based HDL

Fletcher: A framework to integrate FPGA accelerators with Apache Arrow

A reimplementation of a tiny stack CPU

A Forth CPU and System on a Chip, based on the J1, written in VHDL

List of ideas for getting started with TimVideos projects

A 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz

Tools for running FPGA vendor toolchains with Docker

Cross EDA Abstraction and Automation

A JSON library implemented in VHDL.

Haskell to VHDL/Verilog/SystemVerilog compiler

Space Invaders game implemented with VHDL

🔑 Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.

VUnit is a unit testing framework for VHDL/SystemVerilog

An abstraction library for interfacing EDA tools

A FPGA friendly 32 bit RISC-V CPU implementation

SPI master and slave for FPGA written in VHDL

Caffe to VHDL

A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.

QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.

Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.

An open-source VHDL library for FPGA design.

ASIO driver, Usb Driver, FX2LP Firmware, VHDL Fpga, Schematics & PCB Layout for the AudioXtreamer, a USB 2.0 32ch Audio/Midi interface for retrofitting into digital mixers/interfaces.

HAL – The Hardware Analyzer

Image Processing Toolbox in Verilog using Basys3 FPGA

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

👇 Add capacitive touch buttons to any FPGA!

Terminal-based CPU stress and monitoring utility

VHDL project to run a simple 8-bit computer very similar to the one built by Ben Eater (see https://eater.net)

Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)

A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set

Implementations of the Simon and Speck Block Ciphers

A very small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.

32-bit Superscalar RISC-V CPU

Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs

Notes on the Red Pitaya Open Source Instrument

Open source ultrasound processing modules and building blocks

A re-creation of a Cosmac ELF computer, Coded in SpinalHDL

Express server load tester with middleware level data reporting

Verilog Generator of Neural Net Digit Detector for FPGA

An Open-source FPGA IP Generator

A curated list of awesome open source hardware design tools

FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)

Hornet is a simple library for stress testing

Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.

FPGA/hardware design of openwifi

Bus bridges and other odds and ends

CHIP-8 console on FPGA

Recipe for FPGA cooking

HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing

☄️ AirPods desktop user experience enhancement program, for Windows and Linux (WIP)

Сборная солянка полезных ссылок для QA/тестировщика. Ссылки будут постоянно пополняться.