327 Open source projects that are alternatives of or similar to shdl6800

Virtio implementation in SystemVerilog

A re-creation of a Cosmac ELF computer, Coded in SpinalHDL

An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.

Cross EDA Abstraction and Automation

Sphinx Extension which generates various types of diagrams from Verilog code.

Clio, ASPLOS'22.

HW Design: A Functional Approach

A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog

Web-based HDL diagramming tool

Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools

SpinalHDL - Cryptography libraries

DFiant: A Dataflow Hardware Descripition Language

Docker Development Environment for SpinalHDL

This repository contains iCEBreaker examples for Amaranth HDL.

Video Game custom chips reverse-engineered from silicon

An experiment for building gateware for the axiom micro / beta using nmigen and yosys

Bring Deep Learning to small devices

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

CNN acceleration on virtex-7 FPGA with verilog HDL

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

Kansas Lava implementation of MOS 6502 microprocessor

720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)

80186 compatible SystemVerilog CPU core and FPGA reference design

Notes on the Red Pitaya Open Source Instrument

Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.

Verilog Generator of Neural Net Digit Detector for FPGA

A Forth CPU and System on a Chip, based on the J1, written in VHDL

Small-scale Tensor Processing Unit built on an FPGA

Xilinx Run Time for FPGA

DMA attacks over PCI Express based on Xilinx Zynq-7000 series SoC

32-bit RISC-V system on chip for iCE40 and ECP5 FPGAs

🎯 soap - Structural Optimisation of Arithmetic Programs

Turning .NET assemblies into FPGA hardware for faster execution and lower power usage. See the Readme and https://hastlayer.com.

A programming language for FPGAs.

32-bit Superscalar RISC-V CPU

FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)

Open source ultrasound processing modules and building blocks

Yet Another Tetris on FPGA Implementation

An Open-source FPGA IP Generator

Managed Machine Learning Systems and Internet of Things Live Lesson

Programmable multichannel ADPCM decoder for FPGA

FPGA/hardware design of openwifi

【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。

KianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog: multicycle, singlecycle and 5-stage pipelining Processor. Multicycle Soc with firmware that runs raytracer, mandelbrot, 3d hdmi gfx, dma controller, etc.....

Bus bridges and other odds and ends

CHIP-8 console on FPGA

Fixed point package for Python.

Recipe for FPGA cooking

HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing

Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware

A curated collection of technical documentation for Arcades, Handhelds, Consoles, Computers and MCU’s.

MIPI CSI-2 Camera Sensor Receiver verilog HDL implementation For any generic FPGA. Tested with IMX219 on Lattice MachXO3LF. 2Gbps UVC Video Stream Over USB 3.0 with Cypress FX3

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs

PlutoSDR Firmware

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

👇 Add capacitive touch buttons to any FPGA!

SHA-256 IP core for ZedBoard (Zynq SoC)

A curated list of awesome open source hardware design tools

Build Customized FPGA Implementations for Vivado