1152 Open source projects that are alternatives of or similar to Edalize

Cross EDA Abstraction and Automation

Scripts to build and use docker images including GHDL

A JSON library implemented in VHDL.

Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation

Verilog to Routing -- Open Source CAD Flow for FPGA Research

A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog

This is a higan/Verilator co-simulation example/framework

SpinalHDL - Cryptography libraries

Scala based HDL

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

This repository contains synthesizable examples which use the PoC-Library.

A FPGA friendly 32 bit RISC-V CPU implementation

Code generation tool for configuration and status registers

Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)

VHDL-2008 Support Library

Tools for running FPGA vendor toolchains with Docker

Docker Development Environment for SpinalHDL

Haskell to VHDL/Verilog/SystemVerilog compiler

Image Processing Toolbox in Verilog using Basys3 FPGA

List of ideas for getting started with TimVideos projects

Ophidian's Mirror Repository on github. https://gitlab.com/eclufsc/eda/ophidian

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

A reimplementation of a tiny stack CPU

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.

MOS6581 SID chip emulator in SystemVerilog

HDMI Out VHDL code for 7-series Xilinx FPGAs

An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.

Sphinx Extension which generates various types of diagrams from Verilog code.

Generator of verilog description for FPGA MobileNet implementation

A flexible framework for analyzing and transforming FPGA netlists. Official repository.

FPGA-based JPEG-LS image compressor.

Virtual development board for HDL design

PDP-6 Emulator

VHDL project to run a simple 8-bit computer very similar to the one built by Ben Eater (see https://eater.net)

Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm

NN on FPGA

Yet Another RISC-V Implementation

Trying to verify Verilog/VHDL designs with formal methods and tools

Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images

A simple three-stage RISC-V CPU

FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope

Yet Another VHDL tool

Import and export IP-XACT XML register models

IceChips is a library of all common discrete logic devices in Verilog

Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for FPGA development.

An open-source VHDL library for FPGA design.

Imitate SDcard using FPGAs.

HDL symbol generator

Small Processing Unit 32: A compact RV32I CPU written in Verilog

Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)

NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.

FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor.

mirror of https://git.elphel.com/Elphel/eddr3

Pre-packaged testbenching tools and reusable bus interfaces for cocotb

Ruby interface to IEEE 1364-2005 Verilog VPI

A configurable C++ generator of pipelined Verilog FFT cores

QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.