Fake-SDcardImitate SDcard using FPGAs.
Stars: ✭ 26 (-96%)
dockerScripts to build and use docker images including GHDL
Stars: ✭ 27 (-95.85%)
RiffaThe RIFFA development repository
Stars: ✭ 320 (-50.77%)
PrjtrellisDocumenting the Lattice ECP5 bit-stream format.
Stars: ✭ 272 (-58.15%)
hwtVHDL/Verilog/SystemC code generator, simulator API written in python/c++
Stars: ✭ 145 (-77.69%)
Verilog AxiVerilog AXI components for FPGA implementation
Stars: ✭ 349 (-46.31%)
ofdmChisel Things for OFDM
Stars: ✭ 23 (-96.46%)
LeflowEnabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks
Stars: ✭ 414 (-36.31%)
verilogAST-cppC++17 implementation of an AST for Verilog code generation
Stars: ✭ 14 (-97.85%)
OpenlaneOpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.
Stars: ✭ 293 (-54.92%)
RiscvRISC-V CPU Core (RV32IM)
Stars: ✭ 272 (-58.15%)
shapool-coreFPGA core for SHA256d mining targeting Lattice iCE40 devices.
Stars: ✭ 19 (-97.08%)
Apio🌱 Open source ecosystem for open FPGA boards
Stars: ✭ 366 (-43.69%)
EdalizeAn abstraction library for interfacing EDA tools
Stars: ✭ 270 (-58.46%)
Open Fpga Verilog TutorialLearn how to design digital systems and synthesize them into an FPGA using only opensource tools
Stars: ✭ 464 (-28.62%)
blarneyHaskell library for hardware description
Stars: ✭ 81 (-87.54%)
Speech256An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.
Stars: ✭ 51 (-92.15%)
UhdThe USRP™ Hardware Driver Repository
Stars: ✭ 544 (-16.31%)
dpllA collection of phase locked loop (PLL) related projects
Stars: ✭ 55 (-91.54%)
Beagle sdr gpsKiwiSDR: BeagleBone web-accessible shortwave receiver and software-defined GPS
Stars: ✭ 300 (-53.85%)
Deep-DarkFantasyGlobal Dark Mode for ALL apps on ANY platforms.
Stars: ✭ 16 (-97.54%)
Mips CpuMIPS CPU implemented in Verilog
Stars: ✭ 409 (-37.08%)
getting-startedList of ideas for getting started with TimVideos projects
Stars: ✭ 50 (-92.31%)
Ucr Eecs168 LabThe lab schedules for EECS168 at UC Riverside
Stars: ✭ 285 (-56.15%)
Icezum🌟 IceZUM Alhambra: an Arduino-like Open FPGA electronic board
Stars: ✭ 280 (-56.92%)
mathUseful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)
Stars: ✭ 15 (-97.69%)
MicrowattA tiny Open POWER ISA softcore written in VHDL 2008
Stars: ✭ 383 (-41.08%)
OpenroadOpenROAD's unified application implementing an RTL-to-GDS Flow
Stars: ✭ 270 (-58.46%)
CoresVarious HDL (Verilog) IP Cores
Stars: ✭ 271 (-58.31%)
ServSERV - The SErial RISC-V CPU
Stars: ✭ 358 (-44.92%)
Verilog PcieVerilog PCI express components
Stars: ✭ 252 (-61.23%)
Platformio CorePlatformIO is a professional collaborative platform for embedded development 👽 A place where Developers and Teams have true Freedom! No more vendor lock-in!
Stars: ✭ 5,539 (+752.15%)
sv-testsTest suite designed to check compliance with the SystemVerilog standard.
Stars: ✭ 148 (-77.23%)
Riscv FormalRISC-V Formal Verification Framework
Stars: ✭ 328 (-49.54%)
32-Verilog-Mini-ProjectsImplementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC Coding, Carry Select and Carry Look Ahead Adder, Carry Skip and Carry Save Adder, Complex Multiplier, Dice Game, FIFO, Fixed Point Adder and Subtractor, Fixed Point Multiplier and Divider, Floating Point IEEE 7…
Stars: ✭ 66 (-89.85%)
Sd2snesSD card based multi-purpose cartridge for the SNES
Stars: ✭ 418 (-35.69%)
intfftkFully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.
Stars: ✭ 43 (-93.38%)
Mor1kxmor1kx - an OpenRISC 1000 processor IP core
Stars: ✭ 326 (-49.85%)
OhVerilog library for ASIC and FPGA designers
Stars: ✭ 585 (-10%)
VGChipsVideo Game custom chips reverse-engineered from silicon
Stars: ✭ 86 (-86.77%)
ReduceronFPGA Haskell machine with game changing performance. Reduceron is Matthew Naylor, Colin Runciman and Jason Reich's high performance FPGA softcore for running lazy functional programs, including hardware garbage collection. Reduceron has been implemented on various FPGAs with clock frequency ranging from 60 to 150 MHz depending on the FPGA. A high degree of parallelism allows Reduceron to implement graph evaluation very efficiently. This fork aims to continue development on this, with a view to practical applications. Comments, questions, etc are welcome.
Stars: ✭ 308 (-52.62%)
rapcoresRobotic Application Processor
Stars: ✭ 14 (-97.85%)
CascadeA Just-In-Time Compiler for Verilog from VMware Research
Stars: ✭ 413 (-36.46%)
FPGA-USB-DeviceFPGA-based USB-device controller to implement USB-CDC, USB-HID, etc.
Stars: ✭ 29 (-95.54%)
VerilogRepository for basic (and not so basic) Verilog blocks with high re-use potential
Stars: ✭ 296 (-54.46%)
1bitSDRMinimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom
Stars: ✭ 53 (-91.85%)
zx-sizif-512ZX Spectrum CPLD-based clone for rubber case
Stars: ✭ 92 (-85.85%)
VerilogboyA Pi emulating a GameBoy sounds cheap. What about an FPGA?
Stars: ✭ 287 (-55.85%)
sincosEfficient implementations of the transcendental functions
Stars: ✭ 22 (-96.62%)
Scr1SCR1 is a high-quality open-source RISC-V MCU core in Verilog
Stars: ✭ 393 (-39.54%)
OpenpitonThe OpenPiton Platform
Stars: ✭ 282 (-56.62%)
ZipcpuA small, light weight, RISC CPU soft core
Stars: ✭ 640 (-1.54%)
CorundumOpen source, high performance, FPGA-based NIC
Stars: ✭ 577 (-11.23%)
Platformio Atom IdePlatformIO IDE for Atom: The next generation integrated development environment for IoT
Stars: ✭ 475 (-26.92%)
Awesome HdlHardware Description Languages
Stars: ✭ 385 (-40.77%)
NetfpgaNetFPGA 1G infrastructure and gateware
Stars: ✭ 280 (-56.92%)