420 Open source projects that are alternatives of or similar to PeakRDL-uvm

Code generation tool for configuration and status registers

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

SystemRDL 2.0 language compiler front-end

Import and export IP-XACT XML register models

RISC-V Cores, SoC platforms and SoCs

Video Game custom chips reverse-engineered from silicon

Awesome ASIC design verification

32-bit Superscalar RISC-V CPU

Cross EDA Abstraction and Automation

Verilog to Routing -- Open Source CAD Flow for FPGA Research

Kactus2 is a graphical EDA tool based on the IP-XACT standard.

HW Design: A Functional Approach

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

Package manager and build abstraction tool for FPGA/ASIC development

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

DFiant: A Dataflow Hardware Descripition Language

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

An abstraction library for interfacing EDA tools

collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning

RISC-V CPU Core (RV32IM)

VUnit is a unit testing framework for VHDL/SystemVerilog

Haskell to VHDL/Verilog/SystemVerilog compiler

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation

Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.

A curated list of awesome open source hardware design tools

Various HDL (Verilog) IP Cores

A padring generator for ASICs

RISC-V Cores, SoC platforms and SoCs

FPGA CryptoNight V7 Minner

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.

A flexible framework for analyzing and transforming FPGA netlists. Official repository.

IceChips is a library of all common discrete logic devices in Verilog

Event Based Applications [DEPRECATED]

No description or website provided.

Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.

List of ideas for getting started with TimVideos projects

Wishbone controlled I2C controllers

A JSON library implemented in VHDL.

Spector: An OpenCL FPGA Benchmark Suite

ACT hardware description language and core tools.

A full-speed device-side USB peripheral core written in Verilog.

EVEREST: e-Versatile Research Stick for peoples

The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 0.10, working as a coprocessor to CORE-V's CVA6 core

RISCV SoftCPU Contest 2018

OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.

skimpy is a light weight tool that provides summary statistics about variables in data frames within the console.

Generic FPGA SDRAM controller, originally made for AS4C4M16SA

QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.

Curso de 35h sobre el diseño de sistemas digitales usando FPGAs libres, orientado para makers

Real-time binocular stereo vision FPGA system with OV5640 cameras

Project X-Ray Database: XC7 Series

🐌Yet Another Simulation Architecture

AMC: Asynchronous Memory Compiler

A FPGA implementation of the NTP and NTS protocols

Berkeley's Spatial Array Generator

An Open Source configuration of the Arty platform

mirror of https://git.elphel.com/Elphel/eddr3

A scalable High-Level Synthesis framework on MLIR

VLSI EDA Global Router