openartyAn Open Source configuration of the Arty platform
Stars: ✭ 93 (+210%)
wbi2cWishbone controlled I2C controllers
Stars: ✭ 25 (-16.67%)
dbgbusA collection of debugging busses developed and presented at zipcpu.com
Stars: ✭ 24 (-20%)
tapascoThe Task Parallel System Composer (TaPaSCo)
Stars: ✭ 66 (+120%)
TinyMIPSThe Project TinyMIPS is dedicated to enabling undergraduates to build a complete computer system from scratch.
Stars: ✭ 29 (-3.33%)
virtioVirtio implementation in SystemVerilog
Stars: ✭ 38 (+26.67%)
dblclockfftA configurable C++ generator of pipelined Verilog FFT cores
Stars: ✭ 147 (+390%)
dpllA collection of phase locked loop (PLL) related projects
Stars: ✭ 55 (+83.33%)
yarviYet Another RISC-V Implementation
Stars: ✭ 59 (+96.67%)
HPS2FPGAmappingSoCFPGA: Mapping HPS Peripherals, like I²C or CAN, over the FPGA fabric to FPGA I/O and using embedded Linux to control them (Intel Cyclone V)
Stars: ✭ 27 (-10%)
VGChipsVideo Game custom chips reverse-engineered from silicon
Stars: ✭ 86 (+186.67%)
shapool-coreFPGA core for SHA256d mining targeting Lattice iCE40 devices.
Stars: ✭ 19 (-36.67%)
rygar-fpgaA FPGA core for the arcade game, Rygar (1986).
Stars: ✭ 17 (-43.33%)
mathUseful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)
Stars: ✭ 15 (-50%)
QNICE-FPGAQNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.
Stars: ✭ 51 (+70%)
DFiantDFiant: A Dataflow Hardware Descripition Language
Stars: ✭ 21 (-30%)
PoC-ExamplesThis repository contains synthesizable examples which use the PoC-Library.
Stars: ✭ 27 (-10%)
simple-riscvA simple three-stage RISC-V CPU
Stars: ✭ 14 (-53.33%)
caribouliteCaribouLite turns any 40-pin Raspberry-Pi into a Tx/Rx 6GHz SDR
Stars: ✭ 785 (+2516.67%)
Deep-DarkFantasyGlobal Dark Mode for ALL apps on ANY platforms.
Stars: ✭ 16 (-46.67%)
pygearsHW Design: A Functional Approach
Stars: ✭ 122 (+306.67%)
getting-startedList of ideas for getting started with TimVideos projects
Stars: ✭ 50 (+66.67%)
fpga puf🔑 Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.
Stars: ✭ 44 (+46.67%)
prjxray-dbProject X-Ray Database: XC7 Series
Stars: ✭ 52 (+73.33%)
Xilinx-ISE-MakefileAn example of how to use the Xilinx ISE toolchain from the command line
Stars: ✭ 50 (+66.67%)
zed facezedboard上基于FPGA+ARM的人脸识别智能监控系统。关键词:linux,zedboard,arm,fpga,人脸检测,人脸识别。
Stars: ✭ 38 (+26.67%)
JSON-for-VHDLA JSON library implemented in VHDL.
Stars: ✭ 56 (+86.67%)
phywhispererusbPhyWhisperer-USB: Hardware USB Trigger
Stars: ✭ 56 (+86.67%)
ixo-usb-jtagusb-jtag - Altera USB Blaster Emulation with a FX2
Stars: ✭ 49 (+63.33%)
hwtVHDL/Verilog/SystemC code generator, simulator API written in python/c++
Stars: ✭ 145 (+383.33%)
usbcorevA full-speed device-side USB peripheral core written in Verilog.
Stars: ✭ 135 (+350%)
rapcoresRobotic Application Processor
Stars: ✭ 14 (-53.33%)
evoapproxlibLibrary of approximate arithmetic circuits
Stars: ✭ 23 (-23.33%)
fastvdmaAntmicro's fast, vendor-neutral DMA IP in Chisel
Stars: ✭ 54 (+80%)
FPGA-USB-DeviceFPGA-based USB-device controller to implement USB-CDC, USB-HID, etc.
Stars: ✭ 29 (-3.33%)
iceskateA low cost FPGA development board for absolute newbies
Stars: ✭ 15 (-50%)
rfsoc qpskPYNQ example of using the RFSoC as a QPSK transceiver.
Stars: ✭ 42 (+40%)
FuxiFuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
Stars: ✭ 68 (+126.67%)
1bitSDRMinimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom
Stars: ✭ 53 (+76.67%)
spectorSpector: An OpenCL FPGA Benchmark Suite
Stars: ✭ 38 (+26.67%)
psi commonCommon elements for FPGA Design (FIFOs, RAMs, etc.)
Stars: ✭ 13 (-56.67%)
e-verestEVEREST: e-Versatile Research Stick for peoples
Stars: ✭ 21 (-30%)
sdram-controllerGeneric FPGA SDRAM controller, originally made for AS4C4M16SA
Stars: ✭ 45 (+50%)
napsAn experiment for building gateware for the axiom micro / beta using nmigen and yosys
Stars: ✭ 28 (-6.67%)
intfftkFully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.
Stars: ✭ 43 (+43.33%)
PeakRDL-uvmGenerate UVM register model from compiled SystemRDL input
Stars: ✭ 25 (-16.67%)
stereo-vision-fpgaReal-time binocular stereo vision FPGA system with OV5640 cameras
Stars: ✭ 20 (-33.33%)
scalehlsA scalable High-Level Synthesis framework on MLIR
Stars: ✭ 62 (+106.67%)
FPGA NTP SERVERA FPGA implementation of the NTP and NTS protocols
Stars: ✭ 27 (-10%)
eddr3mirror of https://git.elphel.com/Elphel/eddr3
Stars: ✭ 33 (+10%)
Speech256An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.
Stars: ✭ 51 (+70%)
projf-exploreProject F brings FPGAs to life with exciting open-source designs you can build on.
Stars: ✭ 268 (+793.33%)
hdelkWeb-based HDL diagramming tool
Stars: ✭ 51 (+70%)