481 Open source projects that are alternatives of or similar to symbolator

Pre-packaged testbenching tools and reusable bus interfaces for cocotb

Virtual development board for HDL design

Cross EDA Abstraction and Automation

Revengineered ancient PDP-11 CPUs, originals and clones

Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.

Image Processing Toolbox in Verilog using Basys3 FPGA

Video Game custom chips reverse-engineered from silicon

A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog

Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)

Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)

cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

An abstraction library for interfacing EDA tools

Sphinx Extension which generates various types of diagrams from Verilog code.

Scala based HDL

Trying to verify Verilog/VHDL designs with formal methods and tools

Facilitates building open source tools for working with hardware description languages (HDLs)

Yet Another VHDL tool

Open source software for chip reverse engineering.

A tiny Open POWER ISA softcore written in VHDL 2008

Hardware Description Languages

Haskell to VHDL/Verilog/SystemVerilog compiler

Ophidian's Mirror Repository on github. https://gitlab.com/eclufsc/eda/ophidian

A FPGA friendly 32 bit RISC-V CPU implementation

A List of Free and Open Source Hardware Verification Tools and Frameworks

Virtio implementation in SystemVerilog

An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.

Test suite designed to check compliance with the SystemVerilog standard.

Tools for running FPGA vendor toolchains with Docker

Docker Development Environment for SpinalHDL

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

Scripts to build and use docker images including GHDL

A reimplementation of a tiny stack CPU

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

SpinalHDL - Cryptography libraries

List of ideas for getting started with TimVideos projects

Repurposing existing HDL tools to help writing better code

A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.

Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools

The reference blockchain explorer for Symbol.

FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope

A simple I2C minion in VHDL

PDP-6 Emulator

A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA

Reads a state transition system and performs property checking

Resolve DOS MZ executable symbols at runtime

A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding

FPGA-based JPEG-LS image compressor.

Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for FPGA development.

Is the typeof value a javascript primitive?

Standard Cell Library based Memory Compiler using FF/Latch cells

Simple implementation of cache using VHDL

VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin

Is this an ES6 Symbol value?

Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images

Generator of verilog description for FPGA MobileNet implementation

An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.

Simple 3-stage pipeline RISC-V processor

Verilog (SystemVerilog) coding style

Bazel build rules for Verilator