1070 Open source projects that are alternatives of or similar to Aes

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation

Various HDL (Verilog) IP Cores

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

Code generation tool for configuration and status registers

Haskell to VHDL/Verilog/SystemVerilog compiler

SpinalHDL - Cryptography libraries

32-bit Superscalar RISC-V CPU

Video Game custom chips reverse-engineered from silicon

RISC-V CPU Core (RV32IM)

PlatformIO IDE for Atom: The next generation integrated development environment for IoT

Learn how to design digital systems and synthesize them into an FPGA using only opensource tools

Verilog to Routing -- Open Source CAD Flow for FPGA Research

collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning

A small, light weight, RISC CPU soft core

PlatformIO IDE for VSCode: The next generation integrated development environment for IoT

i8080 precise replica in Verilog, based on reverse engineering of real die

A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems

Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)

❄️ Visual editor for open FPGA boards

🤖 SoCFPGA: Open Source embedded Linux developed for Intel (ALTERA) SoC-FPGAs (Cyclone V & Arria 10)

Scala based HDL

Image Processing Toolbox in Verilog using Basys3 FPGA

Human Resource Machine - CPU Design #HRM

A FPGA friendly 32 bit RISC-V CPU implementation

FPGA 101 - Workshop materials

VUnit is a unit testing framework for VHDL/SystemVerilog

Password-protect URLs using AES in the browser; create hidden bookmarks without a browser extension

RISC-V Cores, SoC platforms and SoCs

A Just-In-Time Compiler for Verilog from VMware Research

PlatformIO is a professional collaborative platform for embedded development 👽 A place where Developers and Teams have true Freedom! No more vendor lock-in!

The USRP™ Hardware Driver Repository

Spring Boot JAR 安全加密运行工具，支持的原生JAR。

🌱 Open source ecosystem for open FPGA boards

encrypt and decrypt files in your browser. Fast, Secure client-side File Encryption and Decryption using the web crypto api

AES-128 hardware implementation

HDL libraries and projects

High throughput JPEG decoder in Verilog for FPGA

Simple cross-platform encryption and decryption using AES

A MIPS CPU implemented in Verilog

This is a higan/Verilator co-simulation example/framework

A Linux Ransomware

7zip in python3 with ZStandard, PPMd, LZMA2, LZMA1, Delta, BCJ, BZip2, and Deflate compressions, and AES encryption.

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

A utility for Composing FPGA designs from Peripherals

A mixed signal netlist language (pre-alpha)

A cryptography algorithms library

CAPCOM arcade hardware accurately replicated on MiST and MiSTer FPGA platforms. It covers Ghosts'n Goblins, 1942, 1943, Commando, F1-Dream, GunSmoke, Tiger Road, Black Tiger, Bionic Commando, Higemaru, Street Fighter and Vulgus.

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Implementations of the Simon and Speck Block Ciphers

A reimplementation of a tiny stack CPU

Example designs showing different ways to use SymbiFlow toolchains.

The Antikernel operating system project

Compact FPGA game console

Strong encryption for Java simplified

A Video display simulator

RSA+AES hybrid encryption implementation for JavaScript. Works with Node.js, React Native and modern browsers.

Encrypted storage with built-in key management facilities

SystemRDL 2.0 language compiler front-end

Bouncer is a network TCP port redirector/forward proxy (like rinetd) with extra features like Reverse tunneling (like ssh -R), SSL tunneling (like stunnel), connection Failover, LoadBalancing and Clustering. In pure Java (BIO)