842 Open source projects that are alternatives of or similar to Biriscv

RISC-V CPU Core (RV32IM)

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

FPGA-based RISC-V CPU+SoC.

Human Resource Machine - CPU Design #HRM

Compact FPGA game console

Yet Another RISC-V Implementation

A reimplementation of a tiny stack CPU

Code generation tool for configuration and status registers

A FPGA friendly 32 bit RISC-V CPU implementation

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

RISC-V Cores, SoC platforms and SoCs

A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.

Haskell to VHDL/Verilog/SystemVerilog compiler

A MIPS CPU implemented in Verilog

List of ideas for getting started with TimVideos projects

Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink

Various HDL (Verilog) IP Cores

This repository hosts the project for open-source hummingbird E203 RISC processor Core.

Video Game custom chips reverse-engineered from silicon

KianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog: multicycle, singlecycle and 5-stage pipelining Processor. Multicycle Soc with firmware that runs raytracer, mandelbrot, 3d hdmi gfx, dma controller, etc.....

Materials for "Introduction to FPGA and Verilog" at MIPT DREC

Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation

Small Processing Unit 32: A compact RV32I CPU written in Verilog

RISC-V Cores, SoC platforms and SoCs

LicheeTang 蜂鸟E203 Core

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.

A small, light weight, RISC CPU soft core

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

Homebrew game for homebrew FPGA game console

PlatformIO is a professional collaborative platform for embedded development 👽 A place where Developers and Teams have true Freedom! No more vendor lock-in!

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems

A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set

Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)

Simple, orthogonal 32-bit computer architecture and environment

❄️ Visual editor for open FPGA boards

Image Processing Toolbox in Verilog using Basys3 FPGA

Featherweight RISC-V implementation

CHIP-8 console on FPGA

HDL libraries and projects

This is a higan/Verilator co-simulation example/framework

🤖 SoCFPGA: Open Source embedded Linux developed for Intel (ALTERA) SoC-FPGAs (Cyclone V & Arria 10)

FPGA/hardware design of openwifi

Recipe for FPGA cooking

RISC-V CPU Core

A wishbone controlled scope for FPGA's

A mixed signal netlist language (pre-alpha)

Verilog Generator of Neural Net Digit Detector for FPGA

High throughput JPEG decoder in Verilog for FPGA

Scala based HDL

Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog

Bus bridges and other odds and ends

FPGA 101 - Workshop materials

CAPCOM arcade hardware accurately replicated on MiST and MiSTer FPGA platforms. It covers Ghosts'n Goblins, 1942, 1943, Commando, F1-Dream, GunSmoke, Tiger Road, Black Tiger, Bionic Commando, Higemaru, Street Fighter and Vulgus.

SweRV EL2 Core

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

SystemRDL 2.0 language compiler front-end

A Video display simulator

GPGPU microprocessor architecture

A utility for Composing FPGA designs from Peripherals