kianRiscVKianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog: multicycle, singlecycle and 5-stage pipelining Processor. Multicycle Soc with firmware that runs raytracer, mandelbrot, 3d hdmi gfx, dma controller, etc.....
Stars: ✭ 167 (+209.26%)
Ustc RvsocFPGA-based RISC-V CPU+SoC.
Stars: ✭ 77 (+42.59%)
VexriscvA FPGA friendly 32 bit RISC-V CPU implementation
Stars: ✭ 1,041 (+1827.78%)
Darkriscvopensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Stars: ✭ 1,062 (+1866.67%)
yarviYet Another RISC-V Implementation
Stars: ✭ 59 (+9.26%)
getting-startedList of ideas for getting started with TimVideos projects
Stars: ✭ 50 (-7.41%)
Icestudio❄️ Visual editor for open FPGA boards
Stars: ✭ 958 (+1674.07%)
IrohaIntermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
Stars: ✭ 30 (-44.44%)
VGChipsVideo Game custom chips reverse-engineered from silicon
Stars: ✭ 86 (+59.26%)
Fake-SDcardImitate SDcard using FPGAs.
Stars: ✭ 26 (-51.85%)
CoresVarious HDL (Verilog) IP Cores
Stars: ✭ 271 (+401.85%)
mathUseful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)
Stars: ✭ 15 (-72.22%)
shapool-coreFPGA core for SHA256d mining targeting Lattice iCE40 devices.
Stars: ✭ 19 (-64.81%)
Clash CompilerHaskell to VHDL/Verilog/SystemVerilog compiler
Stars: ✭ 958 (+1674.07%)
usbcorevA full-speed device-side USB peripheral core written in Verilog.
Stars: ✭ 135 (+150%)
ZbasicA bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
Stars: ✭ 27 (-50%)
rapcoresRobotic Application Processor
Stars: ✭ 14 (-74.07%)
blarneyHaskell library for hardware description
Stars: ✭ 81 (+50%)
hwtVHDL/Verilog/SystemC code generator, simulator API written in python/c++
Stars: ✭ 145 (+168.52%)
Mips CpuA MIPS CPU implemented in Verilog
Stars: ✭ 38 (-29.63%)
ReduceronFPGA Haskell machine with game changing performance. Reduceron is Matthew Naylor, Colin Runciman and Jason Reich's high performance FPGA softcore for running lazy functional programs, including hardware garbage collection. Reduceron has been implemented on various FPGAs with clock frequency ranging from 60 to 150 MHz depending on the FPGA. A high degree of parallelism allows Reduceron to implement graph evaluation very efficiently. This fork aims to continue development on this, with a view to practical applications. Comments, questions, etc are welcome.
Stars: ✭ 308 (+470.37%)
F32cA 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz
Stars: ✭ 338 (+525.93%)
CascadeA Just-In-Time Compiler for Verilog from VMware Research
Stars: ✭ 413 (+664.81%)
Apio🌱 Open source ecosystem for open FPGA boards
Stars: ✭ 366 (+577.78%)
Open Fpga Verilog TutorialLearn how to design digital systems and synthesize them into an FPGA using only opensource tools
Stars: ✭ 464 (+759.26%)
Platformio Atom IdePlatformIO IDE for Atom: The next generation integrated development environment for IoT
Stars: ✭ 475 (+779.63%)
wbi2cWishbone controlled I2C controllers
Stars: ✭ 25 (-53.7%)
dblclockfftA configurable C++ generator of pipelined Verilog FFT cores
Stars: ✭ 147 (+172.22%)
FuxiFuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
Stars: ✭ 68 (+25.93%)
Image ProcessingImage Processing Toolbox in Verilog using Basys3 FPGA
Stars: ✭ 31 (-42.59%)
Rsyocto🤖 SoCFPGA: Open Source embedded Linux developed for Intel (ALTERA) SoC-FPGAs (Cyclone V & Arria 10)
Stars: ✭ 41 (-24.07%)
SpinalhdlScala based HDL
Stars: ✭ 696 (+1188.89%)
FPGA-USB-DeviceFPGA-based USB-device controller to implement USB-CDC, USB-HID, etc.
Stars: ✭ 29 (-46.3%)
Deep-DarkFantasyGlobal Dark Mode for ALL apps on ANY platforms.
Stars: ✭ 16 (-70.37%)
dpllA collection of phase locked loop (PLL) related projects
Stars: ✭ 55 (+1.85%)
1bitSDRMinimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom
Stars: ✭ 53 (-1.85%)
intfftkFully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.
Stars: ✭ 43 (-20.37%)
Speech256An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.
Stars: ✭ 51 (-5.56%)
EdalizeAn abstraction library for interfacing EDA tools
Stars: ✭ 270 (+400%)
FPGA NTP SERVERA FPGA implementation of the NTP and NTS protocols
Stars: ✭ 27 (-50%)
Beagle sdr gpsKiwiSDR: BeagleBone web-accessible shortwave receiver and software-defined GPS
Stars: ✭ 300 (+455.56%)
VerilogRepository for basic (and not so basic) Verilog blocks with high re-use potential
Stars: ✭ 296 (+448.15%)
OpenpitonThe OpenPiton Platform
Stars: ✭ 282 (+422.22%)
Scr1SCR1 is a high-quality open-source RISC-V MCU core in Verilog
Stars: ✭ 393 (+627.78%)
Icezum🌟 IceZUM Alhambra: an Arduino-like Open FPGA electronic board
Stars: ✭ 280 (+418.52%)
Platformio Vscode IdePlatformIO IDE for VSCode: The next generation integrated development environment for IoT
Stars: ✭ 676 (+1151.85%)
ZipcpuA small, light weight, RISC CPU soft core
Stars: ✭ 640 (+1085.19%)
Platformio CorePlatformIO is a professional collaborative platform for embedded development 👽 A place where Developers and Teams have true Freedom! No more vendor lock-in!
Stars: ✭ 5,539 (+10157.41%)
WbscopeA wishbone controlled scope for FPGA's
Stars: ✭ 50 (-7.41%)
HdlHDL libraries and projects
Stars: ✭ 727 (+1246.3%)
RggenCode generation tool for configuration and status registers
Stars: ✭ 54 (+0%)
Higan VerilogThis is a higan/Verilator co-simulation example/framework
Stars: ✭ 35 (-35.19%)
FpOCFPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor.
Stars: ✭ 138 (+155.56%)
eddr3mirror of https://git.elphel.com/Elphel/eddr3
Stars: ✭ 33 (-38.89%)
RiscvRISC-V CPU Core (RV32IM)
Stars: ✭ 272 (+403.7%)