1162 Open source projects that are alternatives of or similar to pygears

DFiant: A Dataflow Hardware Descripition Language

Simple, orthogonal 32-bit computer architecture and environment

Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

Video Game custom chips reverse-engineered from silicon

A curated list of awesome open source hardware design tools

Cross EDA Abstraction and Automation

This repository contains iCEBreaker examples for Amaranth HDL.

Scots Army Knife for electronics

Space Invaders game implemented with VHDL

Turning .NET assemblies into FPGA hardware for faster execution and lower power usage. See the Readme and https://hastlayer.com.

Caffe to VHDL

Kactus2 is a graphical EDA tool based on the IP-XACT standard.

ARV: Asynchronous RISC-V Go High-level Functional Model

A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.

RISC-V CPU Core (RV32IM)

Various HDL (Verilog) IP Cores

RISC-V Cores, SoC platforms and SoCs

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

Generate UVM register model from compiled SystemRDL input

collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning

SystemRDL 2.0 language compiler front-end

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

VHDL 2008/93/87 simulator

A Forth CPU and System on a Chip, based on the J1, written in VHDL

An OpenCL-based FPGA Accelerator for Convolutional Neural Networks

PlatformIO IDE for VSCode: The next generation integrated development environment for IoT

GPGPU microprocessor architecture

PlatformIO IDE for Atom: The next generation integrated development environment for IoT

All open source file and project for OpenFPGAduino project

Connectal is a framework for software-driven hardware development.

Open source ultrasound processing modules and building blocks

FireSim: Easy-to-use, Scalable, FPGA-accelerated Cycle-accurate Hardware Simulation in the Cloud

The Task Parallel System Composer (TaPaSCo)

Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs

RISC-V Cores, SoC platforms and SoCs

Virtio implementation in SystemVerilog

VUnit is a unit testing framework for VHDL/SystemVerilog

FPGA CryptoNight V7 Minner

Code generation tool for configuration and status registers

Haskell to VHDL/Verilog/SystemVerilog compiler

Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation

A Just-In-Time Compiler for Verilog from VMware Research

32-bit Superscalar RISC-V CPU

A flexible framework for analyzing and transforming FPGA netlists. Official repository.

shdl6800: A 6800 processor written in SpinalHDL

Intel 8080-based Space Invaders arcade machine implemented on an FPGA, written in CLaSH

The Kria Robotics Stack (KRS) is a ROS 2 superset for industry, an integrated set of robot libraries and utilities to accelerate the development, maintenance and commercialization of industrial-grade robotic solutions while using adaptive computing.

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog

High-speed LaserDisc RF sampler

ROS 2 Hardware Acceleration Working Group community governance model & list of projects

Transient Array Radio Telescope

HAL – The Hardware Analyzer

Repository for basic (and not so basic) Verilog blocks with high re-use potential

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.

Sphinx Extension which generates various types of diagrams from Verilog code.

Import and export IP-XACT XML register models

Web-based HDL diagramming tool