616 Open source projects that are alternatives of or similar to Cva6

A FPGA friendly 32 bit RISC-V CPU implementation

KianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog: multicycle, singlecycle and 5-stage pipelining Processor. Multicycle Soc with firmware that runs raytracer, mandelbrot, 3d hdmi gfx, dma controller, etc.....

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

FPGA-based RISC-V CPU+SoC.

A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.

32-bit Superscalar RISC-V CPU

The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 0.10, working as a coprocessor to CORE-V's CVA6 core

Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.

RISC-V CPU Core (RV32IM)

Haskell to VHDL/Verilog/SystemVerilog compiler

A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation

A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain( chisel, mill, verilator, NEMU, AM and difftest framework, etc) to design and verify.

A re-creation of a Cosmac ELF computer, Coded in SpinalHDL

FPGA 101 - Workshop materials

The Project TinyMIPS is dedicated to enabling undergraduates to build a complete computer system from scratch.

A Forth CPU and System on a Chip, based on the J1, written in VHDL

RISC-V Cores, SoC platforms and SoCs

ROS 2 Hardware Acceleration Working Group community governance model & list of projects

Code generation tool for configuration and status registers

QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.

RISCV SoftCPU Contest 2018

Human Resource Machine - CPU Design #HRM

SystemRDL 2.0 language compiler front-end

SweRV EL2 Core

Video Game custom chips reverse-engineered from silicon

Generate UVM register model from compiled SystemRDL input

RISC-V processor emulator written in Rust+WASM

Various HDL (Verilog) IP Cores

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

F# RISC-V Instruction Set formal specification

Managed Machine Learning Systems and Internet of Things Live Lesson

A curated list of awesome open source hardware design tools

VUnit is a unit testing framework for VHDL/SystemVerilog

Simple, orthogonal 32-bit computer architecture and environment

VHDL project to run a simple 8-bit computer very similar to the one built by Ben Eater (see https://eater.net)

Yet another toy CPU.

Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators

HW Design: A Functional Approach

Unicorn CPU emulator framework (ARM, AArch64, M68K, Mips, Sparc, PowerPC, RiscV, X86)

A MIPS CPU implemented in Verilog

Import and export IP-XACT XML register models

DFiant: A Dataflow Hardware Descripition Language

FPGA CryptoNight V7 Minner

The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.

A small, light weight, RISC CPU soft core

NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.

SweRV EH1 core

RISC-V Cores, SoC platforms and SoCs

Yet Another RISC-V Implementation

A 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz

collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning

A reimplementation of a tiny stack CPU

This is a higan/Verilator co-simulation example/framework

A mixed signal netlist language (pre-alpha)

Image Processing Toolbox in Verilog using Basys3 FPGA