536 Open source projects that are alternatives of or similar to OpenLane

Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.

Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.

OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.

Various HDL (Verilog) IP Cores

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

A padring generator for ASICs

Code generation tool for configuration and status registers

OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/

Sphinx Extension which generates various types of diagrams from Verilog code.

Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation

Scripts to build and use docker images including GHDL

FPGA-based USB-device controller to implement USB-CDC, USB-HID, etc.

Scala based HDL

Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

OpenROAD's unified application implementing an RTL-to-GDS Flow

Repository for basic (and not so basic) Verilog blocks with high re-use potential

Chisel Things for OFDM

Chisel 3: A Modern Hardware Design Language

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Recipe for FPGA cooking

Video Game custom chips reverse-engineered from silicon

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.

32-bit Superscalar RISC-V CPU

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

Standard Cell Library based Memory Compiler using FF/Latch cells

Haskell to VHDL/Verilog/SystemVerilog compiler

Docker Development Environment for SpinalHDL

Trying to verify Verilog/VHDL designs with formal methods and tools

A Hardware Construct Language

Virtio implementation in SystemVerilog

A hardware implementation of CNN, written by Verilog and synthesized on FPGA

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

Facilitates building open source tools for working with hardware description languages (HDLs)

Small Processing Unit 32: A compact RV32I CPU written in Verilog

Imitate SDcard using FPGAs.

Test suite designed to check compliance with the SystemVerilog standard.

SCR1 is a high-quality open-source RISC-V MCU core in Verilog

Haskell library for hardware description

Test suite designed to check compliance with the SystemVerilog standard.

FPGA-based RISC-V CPU+SoC.

RISC-V CPU Core (RV32IM)

Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.

SpinalHDL - Cryptography libraries

FPGA-based JPEG-LS image compressor.

Verilog (SystemVerilog) coding style

HW Design: A Functional Approach

FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor.

Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for FPGA development.

A right-to-left theme for Jekyll with Jalali support and some other goodies.

Pre-packaged testbenching tools and reusable bus interfaces for cocotb

Bazel build rules for Verilator

Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.

GitHub action to install Foundry

Enlite Starter - React Dashboard Starter Template with Firebase Auth

Nozha is a rtl / ltr Admin Panel with Dark Mode

A configurable C++ generator of pipelined Verilog FFT cores

Add right-to-left support to the NativeScript framework

Nim cell magic for JupyterLab or Juypter Python Notebooks.

This repository contains public source files for use in SER334 (Operating Systems & Networks) at Arizona State University.