EdalizeAn abstraction library for interfacing EDA tools
Stars: ✭ 270 (+980%)
gateware-tsHardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools
Stars: ✭ 83 (+232%)
dockerScripts to build and use docker images including GHDL
Stars: ✭ 27 (+8%)
async fifoA dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
Stars: ✭ 117 (+368%)
fpga-dockerTools for running FPGA vendor toolchains with Docker
Stars: ✭ 54 (+116%)
cocotb-busPre-packaged testbenching tools and reusable bus interfaces for cocotb
Stars: ✭ 20 (-20%)
NyuziprocessorGPGPU microprocessor architecture
Stars: ✭ 1,351 (+5304%)
ConnectalConnectal is a framework for software-driven hardware development.
Stars: ✭ 117 (+368%)
virtioVirtio implementation in SystemVerilog
Stars: ✭ 38 (+52%)
OpenfpgaduinoAll open source file and project for OpenFPGAduino project
Stars: ✭ 137 (+448%)
J1scA reimplementation of a tiny stack CPU
Stars: ✭ 64 (+156%)
Platformio Atom IdePlatformIO IDE for Atom: The next generation integrated development environment for IoT
Stars: ✭ 475 (+1800%)
symbolatorHDL symbol generator
Stars: ✭ 123 (+392%)
vboardVirtual development board for HDL design
Stars: ✭ 32 (+28%)
Neorv32A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.
Stars: ✭ 106 (+324%)
OphidianOphidian's Mirror Repository on github. https://gitlab.com/eclufsc/eda/ophidian
Stars: ✭ 32 (+28%)
TinytpuImplementation of a Tensor Processing Unit for embedded systems and the IoT.
Stars: ✭ 153 (+512%)
mathUseful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)
Stars: ✭ 15 (-40%)
hwtVHDL/Verilog/SystemC code generator, simulator API written in python/c++
Stars: ✭ 145 (+480%)
intfftkFully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.
Stars: ✭ 43 (+72%)
VGChipsVideo Game custom chips reverse-engineered from silicon
Stars: ✭ 86 (+244%)
HalHAL – The Hardware Analyzer
Stars: ✭ 298 (+1092%)
Haddoc2Caffe to VHDL
Stars: ✭ 57 (+128%)
Platformio Vscode IdePlatformIO IDE for VSCode: The next generation integrated development environment for IoT
Stars: ✭ 676 (+2604%)
SpinalCryptoSpinalHDL - Cryptography libraries
Stars: ✭ 36 (+44%)
Kactus2devKactus2 is a graphical EDA tool based on the IP-XACT standard.
Stars: ✭ 82 (+228%)
yavhdlYet Another VHDL tool
Stars: ✭ 29 (+16%)
RggenCode generation tool for configuration and status registers
Stars: ✭ 54 (+116%)
VerilogRepository for basic (and not so basic) Verilog blocks with high re-use potential
Stars: ✭ 296 (+1084%)
LivehdLive Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
Stars: ✭ 110 (+340%)
SpinalDevDocker Development Environment for SpinalHDL
Stars: ✭ 17 (-32%)
fphdlVHDL-2008 Support Library
Stars: ✭ 36 (+44%)
SpinalhdlScala based HDL
Stars: ✭ 696 (+2684%)
vscode-terosHDLVHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
Stars: ✭ 325 (+1200%)
Symbiflow Arch DefsFOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
Stars: ✭ 137 (+448%)
Image ProcessingImage Processing Toolbox in Verilog using Basys3 FPGA
Stars: ✭ 31 (+24%)
PoC-ExamplesThis repository contains synthesizable examples which use the PoC-Library.
Stars: ✭ 27 (+8%)
pygearsHW Design: A Functional Approach
Stars: ✭ 122 (+388%)
getting-startedList of ideas for getting started with TimVideos projects
Stars: ✭ 50 (+100%)
JSON-for-VHDLA JSON library implemented in VHDL.
Stars: ✭ 56 (+124%)
Speech256An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.
Stars: ✭ 51 (+104%)
spydrnetA flexible framework for analyzing and transforming FPGA netlists. Official repository.
Stars: ✭ 49 (+96%)
CascadeA Just-In-Time Compiler for Verilog from VMware Research
Stars: ✭ 413 (+1552%)
Clash CompilerHaskell to VHDL/Verilog/SystemVerilog compiler
Stars: ✭ 958 (+3732%)
VexriscvA FPGA friendly 32 bit RISC-V CPU implementation
Stars: ✭ 1,041 (+4064%)
Core jpegHigh throughput JPEG decoder in Verilog for FPGA
Stars: ✭ 64 (+156%)
Symbiflow ExamplesExample designs showing different ways to use SymbiFlow toolchains.
Stars: ✭ 71 (+184%)
Jt gngCAPCOM arcade hardware accurately replicated on MiST and MiSTer FPGA platforms. It covers Ghosts'n Goblins, 1942, 1943, Commando, F1-Dream, GunSmoke, Tiger Road, Black Tiger, Bionic Commando, Higemaru, Street Fighter and Vulgus.
Stars: ✭ 65 (+160%)
Ustc RvsocFPGA-based RISC-V CPU+SoC.
Stars: ✭ 77 (+208%)
AntikernelThe Antikernel operating system project
Stars: ✭ 75 (+200%)
VgasimA Video display simulator
Stars: ✭ 94 (+276%)