428 Open source projects that are alternatives of or similar to FPGA_CryptoNight_V7

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning

HW Design: A Functional Approach

SystemRDL 2.0 language compiler front-end

32-bit Superscalar RISC-V CPU

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

RISC-V CPU Core (RV32IM)

Code generation tool for configuration and status registers

VUnit is a unit testing framework for VHDL/SystemVerilog

A curated list of awesome open source hardware design tools

Haskell to VHDL/Verilog/SystemVerilog compiler

Import and export IP-XACT XML register models

Video Game custom chips reverse-engineered from silicon

Various HDL (Verilog) IP Cores

RISC-V Cores, SoC platforms and SoCs

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.

DFiant: A Dataflow Hardware Descripition Language

Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation

RISC-V Cores, SoC platforms and SoCs

Generate UVM register model from compiled SystemRDL input

A full-speed device-side USB peripheral core written in Verilog.

Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)

Generic FPGA SDRAM controller, originally made for AS4C4M16SA

Real-time binocular stereo vision FPGA system with OV5640 cameras

Spector: An OpenCL FPGA Benchmark Suite

PhyWhisperer-USB: Hardware USB Trigger

EVEREST: e-Versatile Research Stick for peoples

Clio, ASPLOS'22.

Curso de 35h sobre el diseño de sistemas digitales usando FPGAs libres, orientado para makers

Wishbone controlled I2C controllers

Project F brings FPGAs to life with exciting open-source designs you can build on.

A FPGA implementation of the NTP and NTS protocols

Deprecated. Use CoinHive Stratum instead.

OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.

Don't buy Monero sticker

An Open Source configuration of the Arty platform

node bindings for cryptonight hashing

mirror of https://git.elphel.com/Elphel/eddr3

Web-based HDL diagramming tool

List of ideas for getting started with TimVideos projects

QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.

A self-hosted Monero web-interface.

Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc.

Berkeley's Spatial Array Generator

Useful library for validation of Bitcoin, Litecoin, Ethereum and other cryptocoin addresses

FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor.

Repository gathering basic modules for CDC purpose

The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 0.10, working as a coprocessor to CORE-V's CVA6 core

RISCV SoftCPU Contest 2018

This repository contains synthesizable examples which use the PoC-Library.

Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for FPGA development.

🗳 Delegated-Proof-of-Private-Stake: First DPoS implementation on a Monero-based coin

A configurable C++ generator of pipelined Verilog FFT cores

GPIB IEEE 488.1 core

AGM bitstream utilities and decoded files from Supra

Project X-Ray Database: XC7 Series

Antmicro's fast, vendor-neutral DMA IP in Chisel

A collection of little open source FPGA hobby projects