697 Open source projects that are alternatives of or similar to Spinalhdl

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

SpinalHDL - Cryptography libraries

Docker Development Environment for SpinalHDL

Imitate SDcard using FPGAs.

A reimplementation of a tiny stack CPU

Haskell to VHDL/Verilog/SystemVerilog compiler

Repository for basic (and not so basic) Verilog blocks with high re-use potential

An abstraction library for interfacing EDA tools

Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.

List of ideas for getting started with TimVideos projects

Haskell library for hardware description

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

A FPGA friendly 32 bit RISC-V CPU implementation

Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

FPGA-based USB-device controller to implement USB-CDC, USB-HID, etc.

Image Processing Toolbox in Verilog using Basys3 FPGA

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

Recipe for FPGA cooking

Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.

Code generation tool for configuration and status registers

Various HDL (Verilog) IP Cores

FPGA-based RISC-V CPU+SoC.

Cross EDA Abstraction and Automation

A hardware implementation of CNN, written by Verilog and synthesized on FPGA

Virtio implementation in SystemVerilog

Tools for running FPGA vendor toolchains with Docker

Sphinx Extension which generates various types of diagrams from Verilog code.

FPGA-based JPEG-LS image compressor.

A JSON library implemented in VHDL.

A full-speed device-side USB peripheral core written in Verilog.

Pre-packaged testbenching tools and reusable bus interfaces for cocotb

This repository contains synthesizable examples which use the PoC-Library.

A FPGA implementation of the NTP and NTS protocols

A configurable C++ generator of pipelined Verilog FFT cores

QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.

Wishbone controlled I2C controllers

A Just-In-Time Compiler for Verilog from VMware Research

SweRV EH1 core

mirror of https://git.elphel.com/Elphel/eddr3

OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.

FPGA core for SHA256d mining targeting Lattice iCE40 devices.

SCR1 is a high-quality open-source RISC-V MCU core in Verilog

Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom

Global Dark Mode for ALL apps on ANY platforms.

PlatformIO IDE for Atom: The next generation integrated development environment for IoT

Robotic Application Processor

Hardware Description Languages

🔑 Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.

Video Game custom chips reverse-engineered from silicon

A tiny Open POWER ISA softcore written in VHDL 2008

HDL symbol generator

🌱 Open source ecosystem for open FPGA boards

A collection of phase locked loop (PLL) related projects

PlatformIO is a professional collaborative platform for embedded development 👽 A place where Developers and Teams have true Freedom! No more vendor lock-in!

Verilog to Routing -- Open Source CAD Flow for FPGA Research

Chisel Things for OFDM

A simple three-stage RISC-V CPU

An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.