908 Open source projects that are alternatives of or similar to Vunit

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

Haskell to VHDL/Verilog/SystemVerilog compiler

RISC-V CPU Core (RV32IM)

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

A very small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.

Tools for running FPGA vendor toolchains with Docker

A Forth CPU and System on a Chip, based on the J1, written in VHDL

🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.

Cross EDA Abstraction and Automation

HW Design: A Functional Approach

Code generation tool for configuration and status registers

Caffe to VHDL

Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation

Implementations of the Simon and Speck Block Ciphers

32-bit Superscalar RISC-V CPU

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

Space Invaders game implemented with VHDL

Import and export IP-XACT XML register models

An open-source VHDL library for FPGA design.

VHDL-2008 Support Library

Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)

List of ideas for getting started with TimVideos projects

FPGA CryptoNight V7 Minner

Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.

SPI master and slave for FPGA written in VHDL

A FPGA friendly 32 bit RISC-V CPU implementation

A reimplementation of a tiny stack CPU

A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm

A small and customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL.

SystemRDL 2.0 language compiler front-end

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

Image Processing Toolbox in Verilog using Basys3 FPGA

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

A simple three-stage RISC-V CPU

An abstraction library for interfacing EDA tools

A 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.63 DMIPS/MHz

Fletcher: A framework to integrate FPGA accelerators with Apache Arrow

A curated list of awesome open source hardware design tools

Docker Development Environment for SpinalHDL

👇 Add capacitive touch buttons to any FPGA!

SpinalHDL - Cryptography libraries

A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog

A JSON library implemented in VHDL.

HDMI Out VHDL code for 7-series Xilinx FPGAs

QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.

This repository contains synthesizable examples which use the PoC-Library.

Generate UVM register model from compiled SystemRDL input

VHDL project to run a simple 8-bit computer very similar to the one built by Ben Eater (see https://eater.net)

🔑 Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.

Video Game custom chips reverse-engineered from silicon

Awesome ASIC design verification

DFiant: A Dataflow Hardware Descripition Language

AES-128 hardware implementation

A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set

RISC-V Cores, SoC platforms and SoCs

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

Various HDL (Verilog) IP Cores

HAL – The Hardware Analyzer